SNOSD98A May   2020  – December 2020 LM7481-Q1

PRODUCTION DATA  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Charge Pump
      2. 8.3.2 Dual Gate Control (DGATE, HGATE)
        1. 8.3.2.1 Reverse Battery Protection (A, C, DGATE)
        2. 8.3.2.2 Load Disconnect Switch Control (HGATE, OUT)
      3. 8.3.3 Over Voltage Protection and Battery Voltage sensing (VSNS, SW, OV)
      4. 8.3.4 Low Iq Shutdown and Under Voltage Lockout (EN/UVLO)
    4. 8.4 Device Functional Modes
    5. 8.5 Application Examples
      1. 8.5.1 Redundant Supply OR-ing with Inrush Current Limiting, Over Voltage Protection and ON/OFF Control
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical 12-V Reverse Battery Protection Application
      1. 9.2.1  Design Requirements for 12-V Battery Protection
      2. 9.2.2  Automotive Reverse Battery Protection
      3. 9.2.3  Input Transient Protection: ISO 7637-2 Pulse 1
      4. 9.2.4  AC Super Imposed Input Rectification: ISO 16750-2 and LV124 E-06
      5. 9.2.5  Input Micro-Short Protection: LV124 E-10
      6. 9.2.6  Detailed Design Procedure
        1. 9.2.6.1 Design Considerations
        2. 9.2.6.2 Charge Pump Capacitance VCAP
        3. 9.2.6.3 Input and Output Capacitance
        4. 9.2.6.4 Hold-up Capacitance
        5. 9.2.6.5 Over Voltage Protection and Battery Monitor
      7. 9.2.7  MOSFET Selection: Blocking MOSFET Q1
      8. 9.2.8  MOSFET Selection: Hot-Swap MOSFET Q2
      9. 9.2.9  TVS selection
      10. 9.2.10 Application Curves
    3. 9.3 Do's and Don'ts
  10. 10Power Supply Recommendations
    1. 10.1 Transient Protection
    2. 10.2 TVS Selection for 12-V Battery Systems
    3. 10.3 TVS Selection for 24-V Battery Systems
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Receiving Notification of Documentation Updates
    2. 12.2 Support Resources
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

MOSFET Selection: Hot-Swap MOSFET Q2

The VDS rating of the MOSFET Q2 should be sufficient to handle the maximum system voltage along with the input transient voltage. For this 12-V design, transient over voltage events are during suppressed load dump 35 V 400 ms and ISO 7637-2 pulse 2 A 50 V for 50 µs. Further, ISO 7637-2 Pulse 3B is a very fast repetitive pulse of 100 V 100 ns that is usually absorbed by the input and output ceramic capacitors and the maximum voltage on the 12-V battery can be limited to < 40 V the minimum recommended input capacitance of 0.1 µF. The 50-V SO 7637-2 Pulse 2 A can also be absorbed by input and output capacitors and its amplitude could be reduced to 40-V peak by placing sufficient amount of capacitance at input and output. For this 12-V design, a 40-V VDS rated MOSFET is selected.

The VGS rating of the MOSFET Q2 should be higher than that maximum HGATE-OUT voltage 15 V.

Inrush current through the MOSFET during input hot-plug into the 12-V battery is determined by output capacitance. External capacitor on HGATE, CDVDT is used to limit the inrush current during input hot-plug or startup. The value of inrush current determined by Equation 2 need to be selected to ensure that the MOSFET Q2 is operating well within its safe operating area (SOA). Considering COUT = 470 µF and inrush current of 2.5 A, the calculated value of CDVDT is 9.96 nF. Closest standard value of 10.0 nF is chosen for this design.

Duration of inrush current is calculated by

Equation 7. GUID-508D71D5-1577-4392-99E5-ED0A7EEF7E9C-low.png

Calculated inrush current duration is 2.36 ms with 2.5-A inrush current.

MOSFET BUK9J0R9-40H having 40-V VDS and 16 V VGS rating is selected for Q2. Power dissipation during inrush is well within the MOSFET's safe operating area (SOA).