SCASE43 November   2024 SN74AC596-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Characteristics
    7. 5.7 Switching Characteristics
    8. 5.8 Typical Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Balanced CMOS Push-Pull Outputs
      2. 7.3.2 Open-Drain CMOS Outputs
      3. 7.3.3 Standard CMOS Inputs
      4. 7.3.4 Wettable Flanks
      5. 7.3.5 Clamp Diode Structure
    4. 7.4 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
        1. 8.2.1.1 Power Considerations
        2. 8.2.1.2 Input Considerations
        3. 8.2.1.3 Output Considerations
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER DESCRIPTION CONDITION VCC -40°C to 125°C UNIT
MIN MAX
fclock Clock frequency 1.5V 22 MHz
tw Pulse duration RCLK or SRCLK high or low 1.5V 9.2 ns
tw Pulse duration SRCLR low 1.5V 5.4 ns
tsu Setup time SER before SRCLK↑ 1.5V 5.4 ns
tsu Setup time SRCLK↑ before RCLK↑ 1.5V 15.5 ns
tsu Setup time SRCLR low before RCLK↑ 1.5V 10.1 ns
tsu Setup time SRCLR high (inactive) before SRCLK↑ 1.5V 0.1 ns
th Hold time SER after SRCLK↑ 1.5V 4 ns
fclock Clock frequency 1.8V 28 MHz
tw Pulse duration RCLK or SRCLK high or low 1.8V 5.5 ns
tw Pulse duration SRCLR low 1.8V 4 ns
tsu Setup time SER before SRCLK↑ 1.8V 3.5 ns
tsu Setup time SRCLK↑ before RCLK↑ 1.8V 10 ns
tsu Setup time SRCLR low before RCLK↑ 1.8V 6.7 ns
tsu Setup time SRCLR high (inactive) before SRCLK↑ 1.8V 0.1 ns
th Hold time SER after SRCLK↑ 1.8V 2.7 ns
fclock Clock frequency 2.5V 51 MHz
tw Pulse duration RCLK or SRCLK high or low 2.5V 3.8 ns
tw Pulse duration SRCLR low 2.5V 2.5 ns
tsu Setup time SER before SRCLK↑ 2.5V 2.1 ns
tsu Setup time SRCLK↑ before RCLK↑ 2.5V 6.2 ns
tsu Setup time SRCLR low before RCLK↑ 2.5V 4.2 ns
tsu Setup time SRCLR high (inactive) before SRCLK↑ 2.5V 0 ns
th Hold time SER after SRCLK↑ 2.5V 1.7 ns
fclock Clock frequency 3.3V 55 MHz
tw Pulse duration RCLK or SRCLK high or low 3.3V 2.4 ns
tw Pulse duration SRCLR low 3.3V 1.8 ns
tsu Setup time SER before SRCLK↑ 3.3V 1.4 ns
tsu Setup time SRCLK↑ before RCLK↑ 3.3V 3.9 ns
tsu Setup time SRCLR low before RCLK↑ 3.3V 2.7 ns
tsu Setup time SRCLR high (inactive) before SRCLK↑ 3.3V 0.1 ns
th Hold time SER after SRCLK↑ 3.3V 1.2 ns
fclock Clock frequency 5V 92 MHz
tw Pulse duration RCLK or SRCLK high or low 5V 1.5 ns
tw Pulse duration SRCLR low 5V 1.2 ns
tsu Setup time SER before SRCLK↑ 5V 0.8 ns
tsu Setup time SRCLK↑ before RCLK↑ 5V 2.4 ns
tsu Setup time SRCLR low before RCLK↑ 5V 1.7 ns
tsu Setup time SRCLR high (inactive) before SRCLK↑ 5V 0.1 ns
th Hold time SER after SRCLK↑ 5V 0.9 ns