SPNS253A May 2018 – September 2019 TMS570LC4357-EP
PRODUCTION DATA.
The maximum clock rate for the self-test is 110 MHz. The STCCLK is divided down from the CPU clock. This divider is configured by the STCCLKDIV register at address 0xFFFFE644.
For more information see the device-specific Technical Reference Manual.