SBVS363B December   2020  – November 2025 TPS7B87-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Switching Characteristics
    7. 5.7 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagrams
    3. 6.3 Feature Description
      1. 6.3.1 Power-Good (PG)
      2. 6.3.2 Adjustable Power-Good Delay Timer (DELAY)
      3. 6.3.3 Undervoltage Lockout
      4. 6.3.4 Thermal Shutdown
      5. 6.3.5 Current Limit
    4. 6.4 Device Functional Modes
      1. 6.4.1 Device Functional Mode Comparison
      2. 6.4.2 Normal Operation
      3. 6.4.3 Dropout Operation
      4. 6.4.4 Disabled
  8. 7 Application and Implementation
    1. 7.1 Application Information
      1. 7.1.1 Input and Output Capacitor Selection
      2. 7.1.2 Dropout Voltage
      3. 7.1.3 Reverse Current
      4. 7.1.4 Power Dissipation (PD)
        1. 7.1.4.1 Thermal Performance Versus Copper Area
        2. 7.1.4.2 Power Dissipation Versus Ambient Temperature
      5. 7.1.5 Estimating Junction Temperature
      6. 7.1.6 Pulling Up the PG Pin to a Different Voltage
      7. 7.1.7 Power-Good
        1. 7.1.7.1 Setting the Adjustable Power-Good Delay
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Input Capacitor
        2. 7.2.2.2 Output Capacitor
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
        1. 7.4.1.1 Package Mounting
        2. 7.4.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance
      2. 7.4.2 Layout Examples
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
      1. 8.1.1 Device Nomenclature
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information
    1. 10.1 Mechanical Data

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DDA|8
  • KVU|5
Thermal pad, mechanical data (Package|Pins)
Orderable Information

4 Pin Configuration and Functions

TPS7B87-Q1 KVU Package,5-Pin TO-252,Top ViewFigure 4-1 KVU Package,5-Pin TO-252,Top View
TPS7B87-Q1 DDA Package,8-Pin HSOIC,Top ViewFigure 4-2 DDA Package,8-Pin HSOIC,Top View
Table 4-1 Pin Functions
PIN TYPE(1) DESCRIPTION
NAME KVU DDA
DELAY 4 3 I Power-good delay adjustment pin. Connect a capacitor from this pin to GND to set the PG reset delay. Leave this pin floating for a default (t(DLY_FIX)) delay. See the Power-Good (PG) section for more information. If this functionality is not desired, leave this pin floating because connecting this pin to GND causes a permanent increase in the GND current.
GND 3 5 G Ground reference
NC — 2, 4, 7 — No internal connection. This pin can be left floating or tied to GND for best thermal performance.
PG 2 6 I Power-good pin. This pin has an internal pullup resistor. Do not connect this pin to VOUT or any other biased voltage rail. VPG is logic level high when VOUT is above the power-good threshold. See the Power-Good (PG) section for more information.
IN 1 8 P Input power-supply voltage pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to GND as listed in the Recommended Operating Conditions table and the Input Capacitor section. Place the input capacitor as close to the input of the device as possible.
OUT 5 1 O Regulated output voltage pin. A capacitor is required from OUT to GND for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to GND; see the Recommended Operating Conditions table and the Output Capacitor section. Place the output capacitor as close to output of the device as possible. If using a high equivalent series resistance (ESR) capacitor, decouple the output with a 100nF ceramic capacitor.
Thermal pad Pad Pad — Connect the thermal pad to a large area GND plane for improved thermal performance.
(1) I = input; O = output; P = power; G = ground.