JAJSJY2B june   2021  – march 2023 TCA39306

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
      1. 8.1.1 Definition of threshold voltage
      2. 8.1.2 Correct Device Set Up
      3. 8.1.3 Disconnecting a Responder from the Main Bus Using the EN Pin
      4. 8.1.4 Supporting Remote Board Insertion to Backplane with TCA39306
      5. 8.1.5 Switch Configuration
      6. 8.1.6 Controller on Side 1 or Side 2 of Device
      7. 8.1.7 LDO and TCA39306 Concerns
      8. 8.1.8 Current Limiting Resistance on VREF2
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Enable (EN) Pin
      2. 8.3.2 Voltage Translation
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 General Applications of I2C
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Bidirectional Voltage Translation
        2. 9.2.2.2 Sizing Pullup Resistors
        3. 9.2.2.3 Bandwidth
      3. 9.2.3 Application Curve
    3. 9.3 Systems Examples: I3C Usage Considerations
      1. 9.3.1 I3C Bus Switching
      2. 9.3.2 I3C Bus Voltage Translation
    4. 9.4 Power Supply Recommendations
    5. 9.5 Layout
      1. 9.5.1 Layout Guidelines
      2. 9.5.2 Layout Example
  10. 10Device and Documentation Support
    1. 10.1 Receiving Notification of Documentation Updates
    2. 10.2 サポート・リソース
    3. 10.3 Trademarks
    4. 10.4 静電気放電に関する注意事項
    5. 10.5 用語集
  11. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

8.1.2 Correct Device Set Up

In a normal set up shown in Figure 8-1, the enable pin and VREF2 are shorted together and tied to a 200-kΩ resistor, and a reference voltage equal to VREF1 plus the FET threshold voltage is established. This reference voltage is used to help pass lows from one side to another more effectively while still separating the different pull up voltages on both sides.

GUID-081BEE4B-18A7-4AF8-86DF-1EBDE997DB5D-low.gifFigure 8-1 Normal Setup

Care should be taken to make sure VREF2 has an external resistor tied between it and VCC2. If VREF2 is tied directly to the VCC2 rail without a resistor, then there is no external resistance from the VCC2 to VCC1 to limit the current such as in Figure 8-2. This effectively looks like a low impedance path for current to travel through and potentially break the pass FET if the current flowing through the pass FET is larger than the absolute maximum continuous channel current specified in the Absolute Maximum Ratings. The continuous channel current is larger with a higher voltage difference between VCC1 and VCC2.

Figure 8-2 shows an improper set up. If VCC2 is larger than VCC1 but less than Vth, the impedance between VCC1 and VCC2 is high resulting in a low drain to source current, which does not cause damage to the device. Concern arises when VCC2 becomes larger than VCC1 by Vth. During this event, the NFET turns on and begin to conduct current. This current is dependent on the gate to source voltage and drain to source voltage.

GUID-EF7CD7C9-CD7A-433B-9262-4B1DD2356889-low.gifFigure 8-2 Abnormal Setup