SPNS141G August 2010 – October 2018 TMS570LS10106 , TMS570LS10116 , TMS570LS10206 , TMS570LS20206 , TMS570LS20216
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The device identification code register identifies several aspects of the device including the silicon version. The details of the device identification code register are shown in Figure 5-1. The device identification code register value for this device is:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
CP-15 | UNIQUE ID | 16 |
R-1 | R-00000 0000 10000 | R-0 |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TECH | I/O VOLTAGE | PERIPHERAL PARITY | FLASH ECC | RAM ECC | VERSION | 1 | 0 | 1 |
R-011 | R-0 | R-1 | R-10 | R-1 | R-1 | R-1 | R-0 | R-1 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; D= device dependent |
Bit | Field | Value | Description |
---|---|---|---|
31 | CP15 | Indicates the presence of coprocessor 15 | |
0 | CP15 not present | ||
1 | CP15 present | ||
30-17 | UNIQUE ID | 1 | Silicon version (revision) bits This bitfield holds a unique number for a dedicated device configuration (die). |
16-13 | TECH | Process technology on which the device is manufactured. | |
0000 | C05 | ||
0001 | F05 | ||
0010 | C035 | ||
0011 | F035 | ||
Others | Reserved | ||
12 | I/O VOLTAGE | I/O voltage of the device. | |
0 | I/O are 3.3v | ||
1 | I/O are 5v | ||
11 | PERIPHERAL PARITY | Peripheral Parity | |
0 | No parity on peripherals | ||
1 | Parity on peripherals | ||
10-9 | FLASH ECC | Flash ECC | |
00 | No error detection/correction | ||
01 | Program memory with parity | ||
10 | Program memory with ECC | ||
11 | Reserved | ||
8 | RAM ECC | Indicates if RAM memory ECC is present. | |
0 | No ECC implemented | ||
1 | ECC implemented | ||
7-3 | REVISION | Revision of the Device. | |
2-0 | 101 | The platform family ID is always 0b101 |