DLPU100A May 2020 – April 2024 DLP3021-Q1
In this application, the FPGA reads video data directly from a Flash memory to display on the DMD. The FPGA also coordinates the illumination timing to coordinate with the displayed video content.