For new board designs, ensure proper
trace length matching of the FPGA to flash memory interface and DMD interface.
- DMD clock and data
- This consists of the signals between the FPGA and the
DMD synchronous with DCLK, including D0-D14, LOADB, SCTRL, RESET_STROBE,
and TRC. The trace length matching requirement for these signals is ±50
mm.
- DAD_BUS and SAC_BUS are syrchronous to SAC_CLK. These
signals should be matched within 20 mm of each other but do not have
matching requirements to the previous set of signals.
- DMD_TMS, DMD_TDO, DMD_TDI are synchronous to DMD_TCK
and should be matched within 20 mm of each other but do not have
matching requirements to the previous set of signals.
- Flash clock and data
- This consists of the eight data signals, clock, chip
select, and data strobe between the FPGA and the flash memory. The trace
length matching requirement for these signals is ±15 mm.
For FPGA specific layout guidelines,
see the Xilinx 7 Series FPGAs PCB Design Guide.