SLDU007C March   2012  – November 2015 PGA450-Q1

 

  1.   PGA450Q1EVM User’s Guide
    1.     Trademarks
    2. 1  Read This First
    3. 2  EVM Overview
    4. 3  Power-Supply Requirements and Connections
      1. 3.1 Power Supply
      2. 3.2 Controlling and Powering the PGA450Q1EVM via the USB Interface Board
      3. 3.3 Connecting the Transducer
    5. 4  Jumper Settings
      1. 4.1 Jumpers
      2. 4.2 Default Jumper Settings
      3. 4.3 0-Ω Resistors
    6. 5  Socket for Programming OTP
    7. 6  Transformer and Transducer
    8. 7  PGA450-Q1 Communication Interfaces
      1. 7.1 SPI
      2. 7.2 LIN
      3. 7.3 UART
    9. 8  Controlling the PGA450-Q1 Memory Spaces With the GUI
      1. 8.1 Using the Register Grids to Manipulate the Register Spaces
        1. 8.1.1 ZERO GRID
        2. 8.1.2 DESELECT GRID
        3. 8.1.3 SAVE GRID
        4. 8.1.4 RECALL GRID
        5. 8.1.5 READ SELECTED
        6. 8.1.6 WRITE SELECTED
        7. 8.1.7 READ ALL
        8. 8.1.8 WRITE ALL
      2. 8.2 ESFR Registers
      3. 8.3 EEPROM Registers
        1. 8.3.1 Program EEPROM
        2. 8.3.2 Reload EEPROM
      4. 8.4 RAM
      5. 8.5 OTP
        1. 8.5.1 Load .HEX File Into GUI
        2. 8.5.2 Program OTP Memory from .HEX File
        3. 8.5.3 Verify OTP Programming
        4. 8.5.4 Check OTP Status
      6. 8.6 DEVRAM
      7. 8.7 FIFO/ECHO
        1. 8.7.1 FIFO
        2. 8.7.2 EVAL Monitor
          1. 8.7.2.1 No. of Loops
          2. 8.7.2.2 Trigger
          3. 8.7.2.3 Resolution
          4. 8.7.2.4 Clear Plot
          5. 8.7.2.5 Export Data to Excel
          6. 8.7.2.6 Start/Stop
    10. 9  LIN Master
    11. 10 Keil uVision Settings for Programming Firmware to the PGA450-Q1 DEVRAM or OTP Memory
      1. 10.1 Objective
      2. 10.2 Setup
    12. 11 Use Case
      1. 11.1 Evaluation Through SPI Communication
      2. 11.2 Monitoring the Signal Path
    13. 12 PGA450Q1EVM Schematics and Layout Drawings
  2.   Revision History

4.2 Default Jumper Settings

Table 2. Default Jumper Settings(1)

Reference Jumper Position Function
VPWR:VOTP Open VP_OTP power supply input on the PGA450-Q1 device is not connected to the 8-V voltage supply on the EVM.
VPWR:VLIN Closed VPWR is connected to V_LIN, which is the LIN bus voltage.
JP3 Closed The secondary of the transformer on the EVM is connected to the PGA450-Q1 device on the EVM.
JP4 Closed The transformer primary terminal 1 is connected to the OUTA pin on the PGA450-Q1 device for push-pull configuration.
JP5 Open The transformer primary terminal 1 is not connected to the VREG pin on the PGA450-Q1 device.
(1) Ensure the TI-GER USB Interface board has no jumpers populated except for the 5-V digital I/O-level option located adjacent to the red 5-V test-point. The HEX jumper should not be installed, nor should any of the pins on pin block P3 be shorted; these are reserved for TI only.