SLLA640 April 2025 ISO1228
A serial to parallel mode transition needs to be executed as shown in the following when starting in serial mode (COMM_SEL = 1):
The state of OUTx pins are undetermined during the 50ns transition period and need to be ignored. Any register configuration done while in serial mode is retained when switching to parallel mode until the device is power cycled.