SLVSGX1B July   2023  – April 2025 TPS25984

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Description (continued)
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Logic Interface
    7. 6.7 Timing Requirements
    8. 6.8 Switching Characteristics
    9. 6.9 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Undervoltage Protection
      2. 7.3.2  Insertion Delay
      3. 7.3.3  Overvoltage Protection
      4. 7.3.4  Inrush Current, Overcurrent, and Short-Circuit Protection
        1. 7.3.4.1 Slew Rate (dVdt) and Inrush Current Control
          1. 7.3.4.1.1 Start-Up Time Out
        2. 7.3.4.2 Steady-State Overcurrent Protection (Circuit-Breaker)
        3. 7.3.4.3 Active Current Limiting During Start-Up
        4. 7.3.4.4 Short-Circuit Protection
      5. 7.3.5  Analog Load Current Monitor (IMON)
      6. 7.3.6  Mode Selection (MODE)
      7. 7.3.7  Parallel Device Synchronization (SWEN)
      8. 7.3.8  Stacking Multiple eFuses for Unlimited Scalability
        1. 7.3.8.1 Current Balancing During Start-Up
      9. 7.3.9  Analog Junction Temperature Monitor (TEMP)
      10. 7.3.10 Overtemperature Protection
      11. 7.3.11 Fault Response and Indication (FLT)
      12. 7.3.12 Power-Good Indication (PG)
      13. 7.3.13 Output Discharge
      14. 7.3.14 FET Health Monitoring
      15. 7.3.15 Single Point Failure Mitigation
        1. 7.3.15.1 IMON Pin Single Point Failure
        2. 7.3.15.2 ILIM Pin Single Point Failure
        3. 7.3.15.3 IREF Pin Single Point Failure
        4. 7.3.15.4 ITIMER Pin Single Point Failure
    4. 7.4 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Single Device, Standalone Operation
      2. 8.1.2 Multiple Devices, Parallel Connection
      3. 8.1.3 Multiple eFuses, Parallel Connection With PMBus
      4. 8.1.4 Digital Telemetry Using External Microcontroller
    2. 8.2 Typical Application: 12-V, 3.3-kW Power Path Protection in Data Center Servers
      1. 8.2.1 Application
      2. 8.2.2 Design Requirements
      3. 8.2.3 Detailed Design Procedure
      4. 8.2.4 Application Curves
    3. 8.3 Best Design Practices
    4. 8.4 Power Supply Recommendations
      1. 8.4.1 Transient Protection
      2. 8.4.2 Output short-Circuit Measurements
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 Support Resources
    3. 9.3 Trademarks
    4. 9.4 Electrostatic Discharge Caution
    5. 9.5 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

6.7 Timing Requirements

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
tOVP Overvoltage protection response time VIN > VOVP(R)  to SWEN↓  1.57 µs
tINSDLY Insertion delay VDD > VUVP(R) to SWEN↑ 13.7 ms
tFFT Fixed Fast-Trip response time IOUT > 1.5 × IFFT to IOUT↓ 192 ns
tSFT Scalable Fast-Trip response time IOUT > 3 × IOCP to IOUT↓ 364 ns
tITIMER Overcurrent blanking interval  IOUT = 1.5 × IOCP, CITIMER = Open 0 ms
IOUT = 1.5 × IOCP, CITIMER = 4.7 nF 3.79 ms
tRST Auto-Retry Interval Auto-retry variant, Primary mode (MODE = Open) 107.5 ms
tEN(DG) EN/UVLO de-glitch time 6 µs
tSU_TMR Start-up timeout interval SWEN↑ to FLT↓   215 ms
tQOD QOD enable timer VSD(F) < VEN/UVLO < VUVLO(F) 4.66 ms
tDischarge QOD discharge time (90% to 10% of VOUT) VSD(F) < VEN/UVLO < VUVLO(F), VIN = 12 V, COUT = 1 mF 588 ms
tPGA PG assertion delay 20 us