SPRUI64F May   2017  – October 2025

 

  1.   1
  2. 1Read This First
    1. 1.1 About This Manual
    2. 1.2 Related Documentation From Texas Instruments
  3.   Trademarks
  4.   6
  5. 2AM5724x Industrial Development Kit (IDK) Evaluation Module (EVM) Hardware
    1. 2.1  Introduction
      1. 2.1.1 Description
      2. 2.1.2 System View
    2. 2.2  Functional Description
      1. 2.2.1 Processor
      2. 2.2.2 Clocks
      3. 2.2.3 Reset Signals
    3. 2.3  Power Supplies
      1. 2.3.1 Power Source
      2. 2.3.2 TPS6590377 PMIC
      3. 2.3.3 AVS Control
      4. 2.3.4 Other Power Supplies
    4. 2.4  Configuration/Setup
      1. 2.4.1 Boot Configuration
      2. 2.4.2 I2C Address Assignments
      3. 2.4.3 SEEPROM Header
      4. 2.4.4 JTAG Emulation
    5. 2.5  Memories Supported
      1. 2.5.1 DDR3L SDRAM
      2. 2.5.2 SPI NOR Flash
      3. 2.5.3 Board Identity Memory
      4. 2.5.4 SD/MMC
      5. 2.5.5 eMMC NAND Flash
    6. 2.6  Ethernet Ports
      1. 2.6.1 100Mb Ethernet Ports on PRU-ICSS
      2. 2.6.2 Gigabit (1000Mb) Ethernet Ports
    7. 2.7  USB Ports
      1. 2.7.1 Processor USB Port 1
      2. 2.7.2 Processor USB Port 2
      3. 2.7.3 FTDI USB Port
    8. 2.8  PCIe
    9. 2.9  Video Input and Output
      1. 2.9.1 Camera
      2. 2.9.2 HDMI
      3. 2.9.3 LCD
    10. 2.10 Industrial Interfaces
      1. 2.10.1 Profibus
      2. 2.10.2 DCAN
      3. 2.10.3 RS-485
    11. 2.11 User Interfaces
      1. 2.11.1 Tri-color LEDs
      2. 2.11.2 Industrial Inputs
      3. 2.11.3 Industrial Outputs / LEDs
    12. 2.12 Pin Use Description
      1. 2.12.1 Functional Interface Mapping
      2. 2.12.2 GPIO Pin Mapping
    13. 2.13 Board Connectors
    14. 2.14 EVM Important Notice
  6. 3Known Deficiencies in AM5724x IDK EVM
    1. 3.1  Power solution not sufficient for full PCIe plug-in card compliance
    2. 3.2  Early versions of the AM572x IDK EVM not installed with SOC devices rated for the full industrial temperature range
    3. 3.3  AM572x IDK EVM does not support eMMC HS200 mode
    4. 3.4  PCIe PERSTn line not in proper state at start-up
    5. 3.5  EDIO connectors J4 and J7 should support real-time debugging for both PRU1 and PRU2
    6. 3.6  HDQ implementation not correct
    7. 3.7  Removing the power plug and inserting it again while the power supply is energized may cause damage
    8. 3.8  Software shutdown of PMIC not operational
    9. 3.9  PMIC implementation does not support required SOC shut-down sequence
    10. 3.10 USB port providing UART console and XDS100 emulation not isolated from EVM board supplies
    11. 3.11 Need 47-µf capacitor at camera header
    12. 3.12 Decoupling capacitors do not reflect AM572x PDN recommendations
    13. 3.13 CCS System Reset fails
    14. 3.14 AM572x IDK EVM design contains 2 clamp circuits that may not be necessary
    15. 3.15 Crystal connected to osc0 needs to have 50 ppm or better long term accuracy
    16. 3.16 Software must program the CDCE913 for 0-pf load capacitance
    17. 3.17 Protection diode D2 should be rated for 5 V
    18. 3.18 PHY address LSB for U9 and U15 can be latched incorrectly
    19. 3.19 3.3-V clamp circuit needs more margin
    20. 3.20 Current PMIC does not provide the mandated power down sequence
    21. 3.21 PMIC OSC16MCAP pin mistakenly grounded
  7. 4Revision History

2.8 PCIe

The AM572x processors contain two lanes of peripheral component interconnect express (PCIe). These can be implemented either as a single, dual-lane port or as two single-lane ports. The PCIe peripheral can be configured to either be a Root Complex (master) or an Endpoint (slave). The AM572x IDK EVM only implements one single-lane port as a Root Complex. The IDK EVM terminates this lane in a single-lane PCIe female connector that accepts standard PCIe Endpoint cards.

A 2-pin header, J49, is available to provide the 3V3_AUX power separate from the primary 3V3 supply. This is needed for some cards and PCIe driver configurations. The shunt, shown on the schematic as M1, should be installed when the board is received since 3V3_AUX will be needed in most cases. Please refer to the documentation for the card being installed to determine whether this shunt should remain installed.

The PERSTn reset for the connector is driven low coincident with the PORz reset to the AM5728 processor. The PERSTn reset to the connector can also be driven low by a GPIO signal from the processor. This reset can also be blocked by a GPIO signal from the processor.

A 100-MHz clock is provided separately to both the PCIe peripheral and to the PCIe connector. These clocks are buffered outputs from the same low-jitter source.

The AM572x IDK EVM is compatible with standard PCIe plug-in cards but not fully compliant with the PCIe CEM standard. It does not support hot-plug and also does not provide sufficient current on the 3.3V and 12V pins for all plug-in cards. It is currently limited to about 0.5A on each supply.