Home Interface High-speed SerDes FPD-Link SerDes
Home
Interface
High-speed SerDes
FPD-Link SerDes

DS90CF564

ACTIVE

LVDS 18-Bit Color Flat Panel Display (FPD) Link - 65 MHz

Order now
Data sheet

DS90CF564

ACTIVE
Data sheet Order now

Product details

Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link LVDS Function Deserializer Output compatibility LVCMOS Color depth (bpp) 18 Features Low-EMI Point-to-Point Communication EMI reduction LVDS Rating Catalog Operating temperature range (°C) -10 to 70
Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link LVDS Function Deserializer Output compatibility LVCMOS Color depth (bpp) 18 Features Low-EMI Point-to-Point Communication EMI reduction LVDS Rating Catalog Operating temperature range (°C) -10 to 70
TSSOP (DGG) 48 101.25 mm² (12.5 mm × 8.1 mm)
  • 20 to 65 MHz Shift Clk Support
  • Up to 171 Mbytes/s Bandwidth
  • Cable Size is Reduced to Save Cost
  • 290 mV Swing LVDS Devices for Low EMI
  • Low Power CMOS Design (< 550 mW typ)
  • Power-down Mode Saves Power (< 0.25 mW)
  • PLL Requires No External Components
  • Low Profile 48-Lead TSSOP Package
  • Falling Edge Data Strobe
  • Compatible with TIA/EIA-644 LVDS Standard
  • Single Pixel Per Clock XGA (1024 x 768)
  • Supports VGA, SVGA, XGA and Higher
  • 1.3 Gbps Throughput

All trademarks are the property of their respective owners.

  • 20 to 65 MHz Shift Clk Support
  • Up to 171 Mbytes/s Bandwidth
  • Cable Size is Reduced to Save Cost
  • 290 mV Swing LVDS Devices for Low EMI
  • Low Power CMOS Design (< 550 mW typ)
  • Power-down Mode Saves Power (< 0.25 mW)
  • PLL Requires No External Components
  • Low Profile 48-Lead TSSOP Package
  • Falling Edge Data Strobe
  • Compatible with TIA/EIA-644 LVDS Standard
  • Single Pixel Per Clock XGA (1024 x 768)
  • Supports VGA, SVGA, XGA and Higher
  • 1.3 Gbps Throughput

All trademarks are the property of their respective owners.

The DS90CF563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF564 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 171 Mbytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

The DS90CF563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF564 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 171 Mbytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.
filter Find other FPD-Link SerDes
Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 7
Top documentation Type Title Format options Date
* Data sheet DS90CF563/DS90CF564 LVDS 18-Bit Color Flat Panel Display(FPD) Link - 65 MHz datasheet (Rev. E) Apr 17, 2013
Application note High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs Nov 9, 2018
Application note How to Map RGB Signals to LVDS/OpenLDI(OLDI) Displays (Rev. A) Jun 29, 2018
Application note AN-1032 An Introduction to FPD-Link (Rev. C) Aug 8, 2017
Application note TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map May 15, 2004
Application note AN-1056 STN Application Using FPD-Link May 14, 2004
Application note AN-1085 FPD-Link PCB and Interconnect Design-In Guidelines May 14, 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins CAD symbols, footprints & 3D models
TSSOP (DGG) 48 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos