These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The 'LS348 circuits encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion. Outputs A0, A1, and A2 are implemented in three-state logic for easy expansion up to 64 lines without the need for external circuitry. See Typical Application Data.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | 8-Line To 3-Line Priority Encoders With 3-State Outputs datasheet | 01 Mar 1988 | |
| Selection guide | Logic Guide (Rev. AB) | 12 Jun 2017 | ||
| More literature | Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) | 02 Dec 2015 | ||
| User guide | LOGIC Pocket Data Book (Rev. B) | 16 Jan 2007 | ||
| More literature | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | 08 Jul 2004 | ||
| More literature | TI IBIS File Creation, Validation, and Distribution Processes | 29 Aug 2002 | ||
| More literature | Designing With Logic (Rev. C) | 01 Jun 1997 | ||
| More literature | Designing with the SN54/74LS123 (Rev. A) | 01 Mar 1997 | ||
| More literature | Input and Output Characteristics of Digital Integrated Circuits | 01 Oct 1996 | ||
| More literature | Live Insertion | 01 Oct 1996 |
For additional terms or required resources, click any title below to view the detail page where available.
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, DYY or DGV package in a 14 to 24 pin count.
| Package | Pins | Download |
|---|---|---|
| PDIP (N) | 16 | View options |
| SOIC (D) | 16 | View options |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.