SN74LV126A

Name: SN74LV126A
Brand: TI
SKU: SN74LV126A
Price: 0.087 USD

AKTIV

4-Kanal-Puffer, 2 bis 5,5 V mit Tri-State-Ausgängen

Jetzt bestellen

Datenblatt

document-pdfAcrobat SN74LV126A Quadruple Bus Buffer Gates With 3-State Outputs datasheet (Rev. J) (Englisch) PDF | HTML

SN74LV126A

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Technology family

LV-A

Supply voltage (min) (V)

Supply voltage (max) (V)

5.5

Number of channels

IOL (max) (mA)

Supply current (max) (µA)

IOH (max) (mA)

-16

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

LV-A

Supply voltage (min) (V)

Supply voltage (max) (V)

5.5

Number of channels

IOL (max) (mA)

Supply current (max) (µA)

IOH (max) (mA)

-16

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

51.9 mm² 8.65 x 6

79.56 mm² 10.2 x 7.8

48.36 mm² 6.2 x 7.8

32 mm² 5 x 6.4

23.04 mm² 3.6 x 6.4

2V to 5.5V VCC operation
Maximum tpd of 6.5ns at 5V
Typical VOLP (output ground bounce) <0.8V at VCC = 3.3V, TA = 25°C
Typical VOHV (output VOH undershoot) >2.3V at VCC = 3.3V, TA = 25°C
Ioff supports live insertion, partial power down mode, and back drive protection
Support mixed-mode voltage operation on all ports
Latch-up performance exceeds 250mAper JESD 17

2V to 5.5V VCC operation
Maximum tpd of 6.5ns at 5V
Typical VOLP (output ground bounce) <0.8V at VCC = 3.3V, TA = 25°C
Typical VOHV (output VOH undershoot) >2.3V at VCC = 3.3V, TA = 25°C
Ioff supports live insertion, partial power down mode, and back drive protection
Support mixed-mode voltage operation on all ports
Latch-up performance exceeds 250mAper JESD 17

The SN74LV126A quadruple bus buffer gates are designed for 2V to 5.5V VCC operation.

These quadruple bus buffer gates are designed for 2V to 5.5V VCC operation.

The SN74LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LV126A quadruple bus buffer gates are designed for 2V to 5.5V VCC operation.

These quadruple bus buffer gates are designed for 2V to 5.5V VCC operation.

The SN74LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

open-in-new

Andere Nicht invertierende Puffer & Treiber suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 1

	Typ	Titel		Datum
*	Data sheet	SN74LV126A Quadruple Bus Buffer Gates With 3-State Outputs datasheet (Rev. J)	PDF \| HTML	04 Apr 2024

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

14-24-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14-polige bis 24-polige D-, DB-, DGV-, DW-, DYY-, NS-

Das 14-24-LOGIC-EVM-Evaluierungsmodul (EVM) ist für die Unterstützung aller Logikgeräte konzipiert, die sich in einem 14-Pin- bis 24-Pin-D-, DW-, DB-, NS-, PW-, DYY- oder DGV-Gehäuse befinden.

Benutzerhandbuch: PDF | HTML