SN74LV132A

AKTIV

4-Kanal-NAND-Gatter mit 4 Eingängen, 2 bis 5,5 V, mit Schmitt-Trigger-Eingängen

Jetzt bestellen

Datenblatt

document-pdfAcrobat SNx4LV132A Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs datasheet (Rev. J) (Englisch) PDF | HTML

SN74LV132A

AKTIV

Jetzt bestellen

Produktdetails

Technology family

LV-A

Number of channels

Inputs per channel

IOL (max) (mA)

IOH (max) (mA)

-12

Input type

Schmitt-Trigger

Output type

Push-Pull

Features

High speed (tpd 10-50ns), Over-voltage tolerant inputs, Partial power down (Ioff)

Data rate (max) (Mbps)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

LV-A

Number of channels

Inputs per channel

IOL (max) (mA)

IOH (max) (mA)

-12

Input type

Schmitt-Trigger

Output type

Push-Pull

Features

High speed (tpd 10-50ns), Over-voltage tolerant inputs, Partial power down (Ioff)

Data rate (max) (Mbps)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

TVSOP (DGV)

23.04 mm² (3.6 mm × 6.4 mm)

SOIC (D)

51.9 mm² (8.65 mm × 6 mm)

TSSOP (PW)

32 mm² (5 mm × 6.4 mm)

SOP (NS)

79.56 mm² (10.2 mm × 7.8 mm)

SSOP (DB)

48.36 mm² (6.2 mm × 7.8 mm)

2-V to 5.5-V V_CC Operation
Max t_pd of 9 ns at 5 V
Typical V_OLP (Output Ground Bounce) <0.8 V at
V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot) >2.3 V at
V_CC = 3.3 V, T_A = 25°C
Support Mixed-Mode Voltage Operation on All
Ports
Latch-Up Performance Exceeds 250 mA per
JESD 17
I_off Supports Live Insertion, Partial Power-Down
Mode, and Back Drive Protection
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
APPLICATIONS
- Industrial PC: Rugged PC and Laptop
- Access Control and Security: Camera
  Surveillance IP Network
- Vending, Payment and Change Machines
- Patient Monitoring STB / DVR / Streaming Media
  (Withdraw)
- Other Motor Drives (Such as Switch Reluctance)

All other trademarks are the property of their respective owners

2-V to 5.5-V V_CC Operation
Max t_pd of 9 ns at 5 V
Typical V_OLP (Output Ground Bounce) <0.8 V at
V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot) >2.3 V at
V_CC = 3.3 V, T_A = 25°C
Support Mixed-Mode Voltage Operation on All
Ports
Latch-Up Performance Exceeds 250 mA per
JESD 17
I_off Supports Live Insertion, Partial Power-Down
Mode, and Back Drive Protection
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
APPLICATIONS
- Industrial PC: Rugged PC and Laptop
- Access Control and Security: Camera
  Surveillance IP Network
- Vending, Payment and Change Machines
- Patient Monitoring STB / DVR / Streaming Media
  (Withdraw)
- Other Motor Drives (Such as Switch Reluctance)

All other trademarks are the property of their respective owners

The ’LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V V_CC operation.

The ’LV132A devices perform the Boolean function Y = A • B or Y = A + B in positive logic.

Each circuit functions as a NAND gate, but because of the Schmitt trigger, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The ’LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V V_CC operation.

The ’LV132A devices perform the Boolean function Y = A • B or Y = A + B in positive logic.

Each circuit functions as a NAND gate, but because of the Schmitt trigger, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

filter

Andere NAND-Gatter suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 1

Top-Dokumentation	Typ	Titel	Format-Optionen	Neueste englische Version herunterladen		Datum
*	Datenblatt	SNx4LV132A Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs datasheet (Rev. J)	PDF \| HTML		20.02.2015

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

14-24-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14-polige bis 24-polige D-, DB-, DGV-, DW-, DYY-, NS-

Das 14-24-LOGIC-EVM-Evaluierungsmodul (EVM) ist für die Unterstützung aller Logikgeräte konzipiert, die sich in einem 14-Pin- bis 24-Pin-D-, DW-, DB-, NS-, PW-, DYY- oder DGV-Gehäuse befinden.

Benutzerhandbuch: PDF | HTML

Unterstützte Produkte und Hardware

Vorrätig

Limit:

Zum Bestellen bitte anmelden

lock

Melden Sie sich an, um den Lagerbestand einzusehen

??asset.out-of-stock-ti_de_DE??

Nicht verfügbar

Simulationsmodell