ADC34RF55

ACTIVO

ADC de muestreo de RF de cuatro canales, 14 bits, 3 GSPS y baja densidad espectral de ruido (NSD)

Detalles del producto

Sample rate (max) (Msps) 3000 Resolution (Bits) 14 Number of input channels 4 Interface type JESD204B Analog input BW (MHz) 2700 Features High Dynamic Range, High Performance, Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 1.1 Power consumption (typ) (mW) 4900 SNR (dB) 63.8 ENOB (Bits) 10 SFDR (dB) 78 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 3000 Resolution (Bits) 14 Number of input channels 4 Interface type JESD204B Analog input BW (MHz) 2700 Features High Dynamic Range, High Performance, Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 1.1 Power consumption (typ) (mW) 4900 SNR (dB) 63.8 ENOB (Bits) 10 SFDR (dB) 78 Operating temperature range (°C) -40 to 85 Input buffer No
VQFNP (RTD) 64 81 mm² (9 mm × 9 mm)
  • 14-Bit, quad channel 3-GSPS ADC
  • Max output rate: 1.5-GSPS
  • Noise spectral density:
    • -156 dBFS/Hz without averaging
    • -158 dBFS/Hz with 2x averaging
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 50 fs
  • Low close-in residual phase noise:
    • -127 dBc/Hz at 10 kHz offset
  • Spectral performance (f IN = 0.9 GHz, -4 dBFS):
    • 2x internal averaging
    • SNR: 62.3 dBFS
    • SFDR HD2,3: 63 dBc
    • SFDR worst spur: 85 dBFS
  • Spectral performance (f IN = 1.8 GHz, -4 dBFS):
    • 2x internal averaging
    • SNR: 63 dBFS
    • SFDR HD2,3: 68 dBc
    • SFDR worst spur: 86 dBFS
  • Input full scale: 1.1, 1.35 Vpp (2, 3.5 dBm)
  • Code error rate (CER): 10 -15
  • Full power input bandwidth (-3 dB): 2.75 GHz
  • JESD204B serial data interface
    • Maximum lane rate: 13 Gbps
    • Supports subclass 1 deterministic latency
  • Digital down-converters
    • Up to two DDC per ADC channel
    • Complex output: 4x to 128x decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1 µs
  • Power consumption: 1.2 W/channel
  • Power supplies: 1.8 V, 1.2 V
  • 14-Bit, quad channel 3-GSPS ADC
  • Max output rate: 1.5-GSPS
  • Noise spectral density:
    • -156 dBFS/Hz without averaging
    • -158 dBFS/Hz with 2x averaging
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 50 fs
  • Low close-in residual phase noise:
    • -127 dBc/Hz at 10 kHz offset
  • Spectral performance (f IN = 0.9 GHz, -4 dBFS):
    • 2x internal averaging
    • SNR: 62.3 dBFS
    • SFDR HD2,3: 63 dBc
    • SFDR worst spur: 85 dBFS
  • Spectral performance (f IN = 1.8 GHz, -4 dBFS):
    • 2x internal averaging
    • SNR: 63 dBFS
    • SFDR HD2,3: 68 dBc
    • SFDR worst spur: 86 dBFS
  • Input full scale: 1.1, 1.35 Vpp (2, 3.5 dBm)
  • Code error rate (CER): 10 -15
  • Full power input bandwidth (-3 dB): 2.75 GHz
  • JESD204B serial data interface
    • Maximum lane rate: 13 Gbps
    • Supports subclass 1 deterministic latency
  • Digital down-converters
    • Up to two DDC per ADC channel
    • Complex output: 4x to 128x decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1 µs
  • Power consumption: 1.2 W/channel
  • Power supplies: 1.8 V, 1.2 V

The ADC34RF55 is a single core 14-bit, 3-GSPS, quad channel analog to digital converters (ADC) that support RF sampling with input frequencies up to 3 GHz. The design maximizes signal-to-noise ratio (SNR), and delivers a noise spectral density of -156 dBFS/Hz. Using additional internal ADCs along with on-chip signal averaging, the noise density improves to -158 dBFS/Hz.

Each ADC channel can be connected to a dual-band digital down-converter (DDC) using a 48-bit NCO which supports phase coherent frequency hopping. Using the GPIO pins for NCO frequency control, frequency hopping can be achieved in less than 1 µs.

The devices supports the JESD204B serial data interface with subclass 1 deterministic latency using data rates up to 13Gbps. There are only 2 serdes lanes per ADC channel. Therefore, in bypass mode, the maximum output data rate supported is 1.5GSPS. When using faster ADC sampling rates on chip, decimation is required.

The power efficient ADC architecture consumes 1.2W/ch and provides power scaling with lower sampling rates.

The ADC34RF55 is a single core 14-bit, 3-GSPS, quad channel analog to digital converters (ADC) that support RF sampling with input frequencies up to 3 GHz. The design maximizes signal-to-noise ratio (SNR), and delivers a noise spectral density of -156 dBFS/Hz. Using additional internal ADCs along with on-chip signal averaging, the noise density improves to -158 dBFS/Hz.

Each ADC channel can be connected to a dual-band digital down-converter (DDC) using a 48-bit NCO which supports phase coherent frequency hopping. Using the GPIO pins for NCO frequency control, frequency hopping can be achieved in less than 1 µs.

The devices supports the JESD204B serial data interface with subclass 1 deterministic latency using data rates up to 13Gbps. There are only 2 serdes lanes per ADC channel. Therefore, in bypass mode, the maximum output data rate supported is 1.5GSPS. When using faster ADC sampling rates on chip, decimation is required.

The power efficient ADC architecture consumes 1.2W/ch and provides power scaling with lower sampling rates.

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 6
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos ADC34RF55 Quad Channel 14-bit 3-GSPS RF Sampling Data Converter datasheet PDF | HTML 1/11/2023
Analog Design Journal Sampling around Nyquist holes in high-speed converters PDF | HTML 16/05/2025
Nota sobre la aplicación Comparing Active vs. Passive High-Speed/RF A/D Converter Front Ends PDF | HTML 28/03/2025
Nota sobre la aplicación Evaluating High-Speed, RF ADC Converter Front-end Architectures PDF | HTML 26/03/2025
Analog Design Journal Exploring fast frequency hopping in RF sampling data converters in test and measurement applications PDF | HTML 9/09/2024
Nota sobre la aplicación Improve SFDR Using Calibration in High-Speed ADCs PDF | HTML 19/06/2023

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADC32RF55EVM — Módulo de evaluación ADC32RF55 para ADC de muestreo de RF de 14 bits y 3 GSPS de doble canal con baj

El módulo de evaluación (EVM) ADC32RF55 está diseñado para evaluar la familia ADC32RF55 de convertidores analógico-digitales (ADC) de alta velocidad. El EVM está eu con el ADC32RF55, un ADC de 3 GSPS de doble canal y 14 bits con interfaz JESD204B y permite la evaluación de todos los dispositivos (...)
Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
GUI para el módulo de evaluación (EVM)

ADC32RF55EVM-GUI — ADC3xRF5xEVM GUI installer/configuration generator

ADC3xRF5xEVM GUI installer/configuration generator
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
VQFNP (RTD) 64 Ultra Librarian

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos