ADS54J42

ACTIVO

Convertidor analógico a digital (ADC) de dos canales, 14 bits y 625 MSPS

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter datasheet (Rev. A) (Inglés) PDF | HTML

ADS54J42

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps)

625

Resolution (Bits)

14

Number of input channels

2

Interface type

JESD204B

Analog input BW (MHz)

1200

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

1.9

Power consumption (typ) (mW)

1940

Architecture

Pipeline

SNR (dB)

71.8

ENOB (Bits)

11.6

SFDR (dB)

93

Operating temperature range (°C)

-40 to 85

Input buffer

Yes

Sample rate (max) (Msps)

625

Resolution (Bits)

14

Number of input channels

2

Interface type

JESD204B

Analog input BW (MHz)

1200

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

1.9

Power consumption (typ) (mW)

1940

Architecture

Pipeline

SNR (dB)

71.8

ENOB (Bits)

11.6

SFDR (dB)

93

Operating temperature range (°C)

-40 to 85

Input buffer

Yes

VQFNP (RMP)

72

100 mm² (10 mm × 10 mm)

14-Bit Resolution, Dual-Chanel, 625-MSPS ADC
Noise Floor: –157 dBFS/Hz
Spectral Performance (f_IN = 170 MHz at –1 dBFS):
- SNR: 71.0 dBFS
- NSD: –155.9 dBFS/Hz
- SFDR: 85 dBc
- SFDR: 93 dBc (Except HD2, HD3, and Interleaving Tones)
Spectral Performance (f_IN = 350 MHz at –1 dBFS):
- SNR: 69 dBFS
- NSD: –153.9 dBFS/Hz
- SFDR: 76 dBc
- SFDR: 90 dBc (Except HD2, HD3, and Interleaving Tones)
Channel Isolation: 100 dBc at f_IN = 170 MHz
Input Full-Scale: 1.9 V_PP
Input Bandwidth (3 dB): 1.2 GHz
On-Chip Dither
Integrated Wideband DDC Block
JESD204B Interface with Subclass 1 Support:
- 2 Lanes per ADC at 6.25 Gbps
- 4 Lanes per ADC at 3.125 Gbps
- Support for Multi-Chip Synchronization
Power Dissipation: 970 mW/Ch at 625 MSPS
Package: 72-Pin VQFNP (10 mm × 10 mm)

14-Bit Resolution, Dual-Chanel, 625-MSPS ADC
Noise Floor: –157 dBFS/Hz
Spectral Performance (f_IN = 170 MHz at –1 dBFS):
- SNR: 71.0 dBFS
- NSD: –155.9 dBFS/Hz
- SFDR: 85 dBc
- SFDR: 93 dBc (Except HD2, HD3, and Interleaving Tones)
Spectral Performance (f_IN = 350 MHz at –1 dBFS):
- SNR: 69 dBFS
- NSD: –153.9 dBFS/Hz
- SFDR: 76 dBc
- SFDR: 90 dBc (Except HD2, HD3, and Interleaving Tones)
Channel Isolation: 100 dBc at f_IN = 170 MHz
Input Full-Scale: 1.9 V_PP
Input Bandwidth (3 dB): 1.2 GHz
On-Chip Dither
Integrated Wideband DDC Block
JESD204B Interface with Subclass 1 Support:
- 2 Lanes per ADC at 6.25 Gbps
- 4 Lanes per ADC at 3.125 Gbps
- Support for Multi-Chip Synchronization
Power Dissipation: 970 mW/Ch at 625 MSPS
Package: 72-Pin VQFNP (10 mm × 10 mm)

The ADS54J42 is a low-power, wide-bandwidth, 14-bit, 625-MSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of –157 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 6.25 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J42 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 14-bit data from each channel.

The ADS54J42 is a low-power, wide-bandwidth, 14-bit, 625-MSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of –157 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 6.25 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J42 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 14-bit data from each channel.

filter

Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 1

Documentación principal	Tipo	Título	Opciones de formato	Descargar la versión más reciente en inglés	Fecha
*	Hoja de datos	ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter datasheet (Rev. A)	PDF \| HTML		31/03/2016

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Firmware

TI204C-IP — Request for JESD204 rapid design IP

La IP de diseño rápido JESD204 se diseñó para permitir a los ingenieros de FPGA lograr una ruta acelerada hacia un sistema JESD204 en funcionamiento. La IP se diseñó de manera que el procesamiento digital descendente y otras lógicas de aplicación estén aislados de la mayoría de las restricciones (...)