ADC0820-N

アクティブ

トラック / ホールド機能搭載、8 ビット、高速マイクロプロセッサと互換性のある A/D コンバータ

製品詳細

Resolution (Bits) 8 Sample rate (max) (ksps) 658 Number of input channels 1 Interface type Parallel Architecture SAR Input type Single-ended Rating Catalog Reference mode External Input voltage range (max) (V) 8 Input voltage range (min) (V) 0 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 65 Analog supply voltage (min) (V) 4.5 Analog supply voltage (max) (V) 8 Digital supply (min) (V) 4.5 Digital supply (max) (V) 8
Resolution (Bits) 8 Sample rate (max) (ksps) 658 Number of input channels 1 Interface type Parallel Architecture SAR Input type Single-ended Rating Catalog Reference mode External Input voltage range (max) (V) 8 Input voltage range (min) (V) 0 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 65 Analog supply voltage (min) (V) 4.5 Analog supply voltage (max) (V) 8 Digital supply (min) (V) 4.5 Digital supply (max) (V) 8
SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm)
  • Built-In Track-and-Hold Function
  • No Missing Codes
  • No External Clocking
  • Single Supply—5 VDC
  • Easy Interface to All Microprocessors, or Operates Stand-Alone
  • Latched TRI-STATE Output
  • Logic Inputs and Outputs Meet Both MOS and T2L Voltage Level Specifications
  • Operates Ratiometrically or with any Reference Value Equal to or Less than VCC
  • 0V to 5V Analog Input Voltage Range with Single 5V Supply
  • No Zero or Full-Scale Adjust Required
  • Overflow Output Available for Cascading
  • 0.3 in. Standard Width 20-Pin PDIP
  • 20-Pin PLCC
  • 20-Pin SOIC

Key Specifications

  • Resolution: 8 Bits
  • Conversion Time
    • 2.5 µs Max (RD Mode)
    • 1.5 µs Max (WR-RD Mode)
  • Low Power: 75 mW Max
  • Total Unadjusted Error: ±½ LSB and ± 1 LSB

All trademarks are the property of their respective owners.

  • Built-In Track-and-Hold Function
  • No Missing Codes
  • No External Clocking
  • Single Supply—5 VDC
  • Easy Interface to All Microprocessors, or Operates Stand-Alone
  • Latched TRI-STATE Output
  • Logic Inputs and Outputs Meet Both MOS and T2L Voltage Level Specifications
  • Operates Ratiometrically or with any Reference Value Equal to or Less than VCC
  • 0V to 5V Analog Input Voltage Range with Single 5V Supply
  • No Zero or Full-Scale Adjust Required
  • Overflow Output Available for Cascading
  • 0.3 in. Standard Width 20-Pin PDIP
  • 20-Pin PLCC
  • 20-Pin SOIC

Key Specifications

  • Resolution: 8 Bits
  • Conversion Time
    • 2.5 µs Max (RD Mode)
    • 1.5 µs Max (WR-RD Mode)
  • Low Power: 75 mW Max
  • Total Unadjusted Error: ±½ LSB and ± 1 LSB

All trademarks are the property of their respective owners.

By using a half-flash conversion technique, the 8-bit ADC0820-N CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820-N is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/µs.

For ease of interface to microprocessors, the ADC0820-N has been designed to appear as a memory location or I/O port without the need for external interfacing logic.

By using a half-flash conversion technique, the 8-bit ADC0820-N CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820-N is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/µs.

For ease of interface to microprocessors, the ADC0820-N has been designed to appear as a memory location or I/O port without the need for external interfacing logic.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
2 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート ADC0820 8-Bit High Speed uP Compatible A/D Converter with Track/Hold Function データシート (Rev. C) 2013/03/25
e-Book(PDF) Best of Baker's Best: Precision Data Converters -- SAR ADCs 2015/05/21

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

設計ツール

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
サポート対象の製品とハードウェア
パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
SOIC (DW) 20 Ultra Librarian

購入と品質

推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ