ホーム データ コンバータ A/D コンバータ (ADC) 高速 ADC (10MSPS 超過)
ホーム
データ コンバータ
A/D コンバータ (ADC)
高速 ADC (10MSPS 超過)

ADC08B200-Q1

アクティブ

車載アプリケーション向け認証済み、8 ビット、200MSPS A/D コンバータ (ADC)

ご注文はこちら
データシート

ADC08B200-Q1

アクティブ
データシート ご注文はこちら

製品詳細

Sample rate (max) (Msps) 200 Resolution (Bits) 8 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 500 Features Low Power Rating Automotive Peak-to-peak input voltage range (V) 1.6 Power consumption (typ) (mW) 543 Architecture Pipeline SNR (dB) 47 ENOB (Bits) 7.4 SFDR (dB) 56 Operating temperature range (°C) -40 to 105 Input buffer No
Sample rate (max) (Msps) 200 Resolution (Bits) 8 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 500 Features Low Power Rating Automotive Peak-to-peak input voltage range (V) 1.6 Power consumption (typ) (mW) 543 Architecture Pipeline SNR (dB) 47 ENOB (Bits) 7.4 SFDR (dB) 56 Operating temperature range (°C) -40 to 105 Input buffer No
TQFP (PFB) 48 81 mm² (9 mm × 9 mm)
  • Single-Ended Input
  • Selectable Capture Buffer Size
  • PLL for Clock Multiplication
  • Reference Ladder Top and Bottom Accessible
  • Linear Power Scaling with Sample Rate
  • FPGA Training Pattern
  • AEC-Q100 Grade 2 Qualified
  • Power-Down Feature

Key Specifications

    (PLL Bypassed)

  • Resolution 8 Bits
  • Maximum Sampling Frequency 200 MSPS (min)
  • DNL ±0.4 LSB (typ)
  • ENOB (fIN= 49 MHz) 7.2 bits (typ)
  • THD (fIN= 49 MHz) −53 dBc (typ)
  • Power Consumption
    • Operating (50 MHz) Input 2 mW / Msps (typ)
    • Power Down 2.15 mW (typ)

All trademarks are the property of their respective owners.

  • Single-Ended Input
  • Selectable Capture Buffer Size
  • PLL for Clock Multiplication
  • Reference Ladder Top and Bottom Accessible
  • Linear Power Scaling with Sample Rate
  • FPGA Training Pattern
  • AEC-Q100 Grade 2 Qualified
  • Power-Down Feature

Key Specifications

    (PLL Bypassed)

  • Resolution 8 Bits
  • Maximum Sampling Frequency 200 MSPS (min)
  • DNL ±0.4 LSB (typ)
  • ENOB (fIN= 49 MHz) 7.2 bits (typ)
  • THD (fIN= 49 MHz) −53 dBc (typ)
  • Power Consumption
    • Operating (50 MHz) Input 2 mW / Msps (typ)
    • Power Down 2.15 mW (typ)

All trademarks are the property of their respective owners.

The ADC08B200 is a high speed analog-to-digital converter (ADC) with an integrated capture buffer. The 8-bit, 200 MSPS A/D core is based upon the proven ADC08200 with integrated track-and-hold and is optimized for low power consumption. This device contains a selectable size capture buffer of up to 1,024 bytes that allows fast capture of an input signal with a slower readout rate. An on-chip clock PLL circuit provides the option of on-chip clock rate multiplication to provide the high speed sampling clock.

The ADC08B200 is resistant to latch-up and the outputs are short-circuit proof. The top and bottom of the ADC08B200's reference ladder are available for connections, enabling a wide range of input possibilities. The digital outputs are TTL/CMOS compatible with a separate output power supply pin to support interfacing with 2.7V to 3.3V logic. The digital inputs and outputs are low voltage TTL/CMOS compatible and the output data format is straight binary.

The ADC08B200Q runs on an Automotive Grade Flow and is AEC-Q100 Grade 2 Qualified.

The ADC08B200 is offered in a 48-pin plastic package (TQFP) and is specified over the extended industrial temperature range of −40°C to +105°C. An evaluation board is available to assist in the easy evaluation of the ADC08B200.

The ADC08B200 is a high speed analog-to-digital converter (ADC) with an integrated capture buffer. The 8-bit, 200 MSPS A/D core is based upon the proven ADC08200 with integrated track-and-hold and is optimized for low power consumption. This device contains a selectable size capture buffer of up to 1,024 bytes that allows fast capture of an input signal with a slower readout rate. An on-chip clock PLL circuit provides the option of on-chip clock rate multiplication to provide the high speed sampling clock.

The ADC08B200 is resistant to latch-up and the outputs are short-circuit proof. The top and bottom of the ADC08B200's reference ladder are available for connections, enabling a wide range of input possibilities. The digital outputs are TTL/CMOS compatible with a separate output power supply pin to support interfacing with 2.7V to 3.3V logic. The digital inputs and outputs are low voltage TTL/CMOS compatible and the output data format is straight binary.

The ADC08B200Q runs on an Automotive Grade Flow and is AEC-Q100 Grade 2 Qualified.

The ADC08B200 is offered in a 48-pin plastic package (TQFP) and is specified over the extended industrial temperature range of −40°C to +105°C. An evaluation board is available to assist in the easy evaluation of the ADC08B200.
filter その他の 高速 ADC (10MSPS 超過) を検索
ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
2 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート ADC08B200 / ADC08B200Q 8-Bit, 200 MSPS A/D Converter with Capture Buffer データシート (Rev. F) 2013/04/02
アプリケーション・ノート Adaptive Speed Control for Automotive Systems 2007/11/20

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
TQFP (PFB) 48 Ultra Librarian
TI の評価基板に関する標準契約約款が適用されます。

購入と品質

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

投稿されたすべてのフォーラムトピック (英語) を表示

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ