ADS5296A

アクティブ

10 ビット、200MSPS、4 チャネルまたは 8 チャネル。あるいは、12 ビット、80MSPS、8 チャネル ADC

製品詳細

Sample rate (max) (Msps) 80, 200 Resolution (Bits) 10, 12 Number of input channels 4, 8 Interface type Serial LVDS Analog input BW (MHz) 500 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 560 Architecture Pipeline SNR (dB) 70.3 ENOB (Bits) 11.3 SFDR (dB) 83 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 80, 200 Resolution (Bits) 10, 12 Number of input channels 4, 8 Interface type Serial LVDS Analog input BW (MHz) 500 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 560 Architecture Pipeline SNR (dB) 70.3 ENOB (Bits) 11.3 SFDR (dB) 83 Operating temperature range (°C) -40 to 85 Input buffer No
VQFN (RGC) 64 81 mm² (9 mm × 9 mm)
  • Configurable Modes of Operation:
    • 10-Bit, 200-MSPS, 4-Channel ADC
    • 12-Bit, 160-MSPS, 4-Channel ADC
    • 10-Bit, 100-MSPS, 8-Channel ADC
    • 12-Bit, 80-MSPS, 8-Channel ADC
  • Designed for Low Power:
    • 65 mW per Channel at 80 MSPS
      (12-Bit, 8-Channel)
    • 150 mW per Channel at 200 MSPS
      (10-Bit, 4-Channel)
  • 12-Bit, 80 MSPS:
    • SNR: 70.3 dBFS
  • 10-Bit, 200 MSPS:
    • SNR: 61.3 dBFS
    • Interleaving Spur: > 60 dBc at 90 MHz
  • Serial LVDS One-Wire Interface:
    • 10x Serialization up to 1000 Mbps Data Rate per Wire
    • 12x Serialization up to 960 Mbps Data Rate per Wire
  • Digital Processing Block:
    • Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
    • Programmable IIR High-Pass Filter to Minimize DC Offset
    • Programmable Digital Gain: 0 dB to 12 dB
  • Low-Frequency Noise Suppression Mode
  • Programmable Mapping Between ADC Input Channels and LVDS Output Pins
  • Channel Averaging Mode
  • Variety of LVDS Test Patterns to Verify
    Data Capture by FPGA or Receiver
  • Package: 9-mm × 9-mm QFN-64
  • Configurable Modes of Operation:
    • 10-Bit, 200-MSPS, 4-Channel ADC
    • 12-Bit, 160-MSPS, 4-Channel ADC
    • 10-Bit, 100-MSPS, 8-Channel ADC
    • 12-Bit, 80-MSPS, 8-Channel ADC
  • Designed for Low Power:
    • 65 mW per Channel at 80 MSPS
      (12-Bit, 8-Channel)
    • 150 mW per Channel at 200 MSPS
      (10-Bit, 4-Channel)
  • 12-Bit, 80 MSPS:
    • SNR: 70.3 dBFS
  • 10-Bit, 200 MSPS:
    • SNR: 61.3 dBFS
    • Interleaving Spur: > 60 dBc at 90 MHz
  • Serial LVDS One-Wire Interface:
    • 10x Serialization up to 1000 Mbps Data Rate per Wire
    • 12x Serialization up to 960 Mbps Data Rate per Wire
  • Digital Processing Block:
    • Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
    • Programmable IIR High-Pass Filter to Minimize DC Offset
    • Programmable Digital Gain: 0 dB to 12 dB
  • Low-Frequency Noise Suppression Mode
  • Programmable Mapping Between ADC Input Channels and LVDS Output Pins
  • Channel Averaging Mode
  • Variety of LVDS Test Patterns to Verify
    Data Capture by FPGA or Receiver
  • Package: 9-mm × 9-mm QFN-64

The ADS5296A is a low-power, 12-bit, 8-channel, analog-to-digital converter (ADC) with sample rates up to 80 MSPS. However, the device can also be configured to operate as a 4-channel ADC running at 2x the sample rate by interleaving data from two ADC channels. In interleaving mode, the device accepts a double frequency input clock. Each ADC in a pair converts a common analog input signal at alternate rising edges of the 2x input clock. The device can either be configured as a 10-bit, 4-channel ADC with sample rates up to 200 MSPS or as a 12-bit, 4-channel ADC with sample rates up to 160 MSPS.

The data from each ADC within the interleaved pair is output in serial format over one LVDS pair up to a maximum data rate of 1 Gbps (10 bits at 100 MSPS). With interleaving disabled, the ADS5296A can also be operated as an 8-channel, 10-bit device with sample rates up to 100 MSPS.

Several digital functions commonly used in systems are included in the device. These functions include a low-frequency noise suppression (LFNS) mode, digital filtering options, and programmable mapping of LVDS output pins and analog input channels.

For low input frequency applications, the LFNS mode enables the suppression of noise at low frequencies and improves SNR in the 1-MHz band near dc by approximately 3 dB. Digital filtering options include low-pass, high-pass, and band-pass digital filters as well as dc offset removal filters.

Low power consumption and integration of multiple channels in a small package makes the device attractive for high channel count data acquisition systems. The device is available in a compact 9-mm × 9-mm QFN-64 package. The ADS5296A is specified over the –40°C to +85°C operating temperature range.

The ADS5296A is a low-power, 12-bit, 8-channel, analog-to-digital converter (ADC) with sample rates up to 80 MSPS. However, the device can also be configured to operate as a 4-channel ADC running at 2x the sample rate by interleaving data from two ADC channels. In interleaving mode, the device accepts a double frequency input clock. Each ADC in a pair converts a common analog input signal at alternate rising edges of the 2x input clock. The device can either be configured as a 10-bit, 4-channel ADC with sample rates up to 200 MSPS or as a 12-bit, 4-channel ADC with sample rates up to 160 MSPS.

The data from each ADC within the interleaved pair is output in serial format over one LVDS pair up to a maximum data rate of 1 Gbps (10 bits at 100 MSPS). With interleaving disabled, the ADS5296A can also be operated as an 8-channel, 10-bit device with sample rates up to 100 MSPS.

Several digital functions commonly used in systems are included in the device. These functions include a low-frequency noise suppression (LFNS) mode, digital filtering options, and programmable mapping of LVDS output pins and analog input channels.

For low input frequency applications, the LFNS mode enables the suppression of noise at low frequencies and improves SNR in the 1-MHz band near dc by approximately 3 dB. Digital filtering options include low-pass, high-pass, and band-pass digital filters as well as dc offset removal filters.

Low power consumption and integration of multiple channels in a small package makes the device attractive for high channel count data acquisition systems. The device is available in a compact 9-mm × 9-mm QFN-64 package. The ADS5296A is specified over the –40°C to +85°C operating temperature range.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
1 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート 10-Bit, 200-MSPS, 4-Channel and 12-Bit, 80-MSPS, 8-Channel ADC . データシート 2013/10/30

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

評価基板 (EVM) 向けの GUI

SLAC547 — ADS5295 and ADS5296 GUI Installer, v2.1

サポート対象の製品とハードウェア
シミュレーション・モデル

ADS5296 IBIS Model

SBAM169.ZIP (13 KB) - IBIS モデル
サポート対象の製品とハードウェア
計算ツール

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

アナログ エンジニア向けカリキュレータは、アナログ回路設計エンジニアが日常的に使用する反復的な計算の多くを迅速化します。この PC ベース ツールはグラフィカル インターフェイスにより、帰還抵抗を使用したオペアンプのゲイン設定から、A/D コンバータ (ADC) のドライブ バッファ回路の安定化に最適な部品の選択に至るまで、一般的に行われている各種計算のリストを表示します。

スタンドアロン ツールとして使用できるほか、『アナログ回路設計式一覧ポケット ガイド』で説明されているコンセプトと組み合わせることもできます。

サポート対象の製品とハードウェア
パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
VQFN (RGC) 64 Ultra Librarian

購入と品質

推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ