ホーム パワー マネージメント ゲート ドライバ ハーフ ブリッジ ドライバ

LM2724A

アクティブ

高速、3A、同期 MOSFET ドライバ

製品詳細

Operating temperature range (°C) -40 to 125 Rating Catalog Features UVLO Fixed
Operating temperature range (°C) -40 to 125 Rating Catalog Features UVLO Fixed
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • Shoot-Through Protection
  • Input Under-Voltage-Lock-Out
  • 3A Peak Driving Current
  • 195µA Quiescent Current
  • 28V Input Voltage in Buck Configuration
  • SOIC-8 and WSON Packages

All trademarks are the property of their respective owners.

  • Shoot-Through Protection
  • Input Under-Voltage-Lock-Out
  • 3A Peak Driving Current
  • 195µA Quiescent Current
  • 28V Input Voltage in Buck Configuration
  • SOIC-8 and WSON Packages

All trademarks are the property of their respective owners.

The LM2724A is a dual N-channel MOSFET driver which can drive both the top and bottom MOSFETs in a push-pull structure simultaneously. The LM2724A takes a logic input and splits it into two complimentary signals with a typical 20ns dead time in between. The built-in cross-conduction protection circuitry prevents the top and bottom MOSFETs from turning on simultaneously. With a bias voltage of 5V, the peak sourcing and sinking current for each driver of the LM2724A is about 3A. Input UVLO (Under-Voltage-Lock-Out) ensures that all the driver outputs stay low until the supply rail exceeds the power-on threshold during system power on, or after the supply rail drops below power-on threshold by a specified hysteresis during system power down. The cross-conduction protection circuitry detects both driver outputs and will not turn on a driver until the other driver output is low. The top gate voltage needed by the top MOSFET is obtained through an external boot-strap structure. When not switching, the LM2724A only draws up to 195µA from the 5V rail. The synchronization operation of the bottom MOSFET can be disabled by pulling the SYNC pin to ground.

The LM2724A is a dual N-channel MOSFET driver which can drive both the top and bottom MOSFETs in a push-pull structure simultaneously. The LM2724A takes a logic input and splits it into two complimentary signals with a typical 20ns dead time in between. The built-in cross-conduction protection circuitry prevents the top and bottom MOSFETs from turning on simultaneously. With a bias voltage of 5V, the peak sourcing and sinking current for each driver of the LM2724A is about 3A. Input UVLO (Under-Voltage-Lock-Out) ensures that all the driver outputs stay low until the supply rail exceeds the power-on threshold during system power on, or after the supply rail drops below power-on threshold by a specified hysteresis during system power down. The cross-conduction protection circuitry detects both driver outputs and will not turn on a driver until the other driver output is low. The top gate voltage needed by the top MOSFET is obtained through an external boot-strap structure. When not switching, the LM2724A only draws up to 195µA from the 5V rail. The synchronization operation of the bottom MOSFET can be disabled by pulling the SYNC pin to ground.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
6 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート LM2724A High Speed 3A Synchronous MOSFET Driver データシート (Rev. C) 2013/03/28
アプリケーション・ノート Using Half-Bridge Gate Driver to Achieve 100% Duty Cycle for High Side FET PDF | HTML 2024/03/25
アプリケーション・ノート Bootstrap Circuitry Selection for Half Bridge Configurations (Rev. A) PDF | HTML 2023/09/08
アプリケーション・ノート ゲート駆動電流を増加させる 2 通りの方法の比較分析 (Rev. A) PDF | HTML 2022/02/17
アプリケーション概要 External Gate Resistor Selection Guide (Rev. A) 2020/02/28
アプリケーション概要 Understanding Peak IOH and IOL Currents (Rev. A) 2020/02/28

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
SOIC (D) 8 Ultra Librarian

購入と品質

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ