SN74ABT5403
- Output Ports Have Equivalent 25-
Series Resistors, So No External Resistors Are
Required
- State-of-the-Art EPIC-IIBTM BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C
- Typical VOLV (Output Undershoot) < 0.5 V at VCC = 5 V, TA = 25°C
- Package Options Include Plastic Small-Outline (DW) Package,
Ceramic Chip Carriers (FK), and DIPs (JT)
EPIC-IIB is a trademark of Texas Instruments Incorporated.
These 12-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
The 3-state control gate is a 2-input AND gate with active-low
inputs so that if either output-enable (
or
) input is high, all 12 outputs are in the
high-impedance state. These devices provide inverted data.
The outputs, which are designed to source or sink up to 12 mA,
include equivalent 25-
series resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down,
should be tied
to VCC through a pullup resistor; the minimum value of the
resistor is determined by the current-sinking capability of the
driver.
The SN54ABT5403 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT5403 is characterized for operation from -40°C to 85°C.
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | 12-Bit Line/Memory Drivers With 3-State Outputs データシート (Rev. B) | 1997/01/01 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| SOIC (DW) | 28 | Ultra Librarian |