SN74LVC1G99
- Available in Texas Instruments
NanoFree Package - Supports 5-V VCC Operation
- Inputs Accept Voltages to 5.5 V
- Supports Down Translation to VCC
- Max tpd of 6.7 ns at 3.3 V
- Low Power Consumption, 10-µA Max ICC
- ±24-mA Output Drive at 3.3 V
- Offers Nine Different Logic Functions in a Single Package
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Input Hysteresis Allows for Slow Input Transition Time and Better Noise Immunity at Input
- Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II - ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
The SN74LVC1G99 device is operational from 1.65 V to 5.5 V.
The SN74LVC1G99 device features configurable multiple functions with a 3-state output. The output is disabled when the output-enable (OE) input is high. When OE is low, the output state is determined by 16 patterns of 4-bit input. The user can choose logic functions, such as MUX, AND, OR, NAND, NOR, XOR, XNOR, inverter, and buffer. All inputs can be connected to VCC or GND.
This device functions as an independent inverter, but because of Schmitt action, it has different input threshold levels for positive-going (VT+) and negative-going (VT–) signals.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
NanoFree™ package technologies are a major breakthrough in IC packaging concepts, using the die as the package.
お客様が関心を持ちそうな類似品
比較対象デバイスと同等の機能で、ピン互換製品。
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | Ultra-Configurable Multiple-Function Gate With 3-State Output データシート (Rev. G) | 2013/11/22 | |||
| アプリケーション概要 | シュミット トリガについて (Rev. B 翻訳版) | PDF | HTML | 英語版 (Rev.B) | PDF | HTML | 2025/05/08 | |
| アプリケーション概要 | Utilizing Configurable Logic in System Design | PDF | HTML | 2024/10/30 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
5-8-LOGIC-EVM — 5 ～ 8 ピンの DCK、DCT、DCU、DRL、DBV の各パッケージをサポートする汎用ロジックの評価基板 (EVM)
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| DSBGA (YZP) | 8 | Ultra Librarian |
| VSSOP (DCU) | 8 | Ultra Librarian |
| SSOP (DCT) | 8 | Ultra Librarian |