ADC10D1000
- Excellent Accuracy and Dynamic Performance
- Pin Compatible with ADC12D1000/1600/1800
- Low Power Consumption, Further Reduced at Lower Fs
- Internally Terminated, Buffered, Differential Analog Inputs
- R/W SPI Interface for Extended Control Mode
- Dual-Edge Sampling Mode, in Which the I- and Q-channels Sample One Input at Twice the Sampling Clock Rate
- Test Patterns at Output for System Debug
- Programmable 15-bit Gain and 12-bit Plus Sign Offset
- Programmable tAD Adjust Feature
- 1:1 Non-demuxed or 1:2 Demuxed LVDS Outputs
- AutoSync Feature for Multi-Chip Systems
- Single 1.9V ± 0.1V Power Supply
- 292-Ball BGA Package (27mm x 27mm x 2.4mm with 1.27mm Ball-Pitch); No Heat Sink Required
All trademarks are the property of their respective owners.
The ADC10D1000/1500 is the latest advance in TI's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.
The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18 Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is specified to have no missing codes over the full operating temperature range.
Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | ADC10D1000/1500 Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS ADC datasheet (Rev. Q) | 2013. 3. 15 | ||
| 애플리케이션 노트 | AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) | 2017. 2. 3 | |||
| 애플리케이션 노트 | Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigat | 2013. 12. 9 | |||
| 애플리케이션 노트 | AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C) | 2013. 5. 1 | |||
| 사용 설명서 | Schematic and Layout Recommendations for the GSPS ADC | 2013. 4. 29 | |||
| 애플리케이션 노트 | AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) | 2013. 4. 26 | |||
| 애플리케이션 노트 | From Sample Instant to Data Output: Understanding Latency in the GSPS ADC | 2012. 12. 18 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
ADC-LD-BB — ADC 저왜곡 발룬 보드
ADC-LD-BB 보드 1개가 GSPS ADC(아날로그-디지털 컨버터) 레퍼런스 보드가 포함된 하드웨어 키트에 포함되어 있습니다. ADC1xDxx00RB의 아날로그 입력은 차동 방식이고 대부분의 신호 소스는 싱글 엔드 방식이므로, 이러한 발룬 보드는 일반적으로 싱글 엔드-투-차동 변환을 구현하는 데 사용됩니다. I 및 Q 입력이 동시에 유사한 신호로 구동되는 경우, 동일한 유형의 추가 발룬 보드가 필요할 수 있습니다.
참고로, 이 발룬 보드는 차동-투-싱글 엔드 변환을 수행하는 데에도 사용할 수 있습니다. 예를 들어, GSPS (...)
WAVEVISION5 — WaveVision 5 Software
WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.
While WaveVision 5 software (...)
TIDA-00113 — 고대역폭 애플리케이션에서 싱글 채널 또는 듀얼 채널 모드로 GSPS ADC 구동
This design is intended to help the system designer in understanding tradeoffs and optimizing implementation for driving the Giga-Sample-Per-Second ADC with balun configurations for wideband applications. The tradeoffs considered include balun construction, insertion loss, dynamic (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| PBGA (NXA) | 292 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.