CD4522B
- Internally synchronous for high internal and external speeds
- Logic edge-clocked design — increments on positive Clock transition or on negative Clock inhibit transition.
- 100% tested for quiescent current at 20-V
- 5-V, 10-V, and 15-V parametric ratings
- Standard symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
- Applications:
- Frequency synthesizers
- Phase-locked loops
- Programmable down counters
- Programmable frequency dividers
NOT RECOMMENDED FOR NEW DESIGNS
CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.
The CD4522B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
기술 자료
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
1개 모두 보기
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 | |
|---|---|---|---|---|---|---|
| * | 데이터 시트 | CD4522B TYPES datasheet (Rev. C) | 2003. 10. 13 |