DAC5687-EP
- Controlled Baseline
- One Assembly
- One Test Site
- One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product–Change Notification
- Qualification Pedigree(1)
- 500 MSPS
- Selectable 2×–8× Interpolation
- On–Chip PLL/VCO Clock Multiplier
- Full IQ Compensation Including Offset, Gain, and Phase
- Flexible Input Options
- FIFO With Latch on External or Internal Clock
- Even/Odd Multiplexed Input
- Single–Port Demultiplexed Input
- Complex Mixer With 32–Bit Numerically Controlled Oscillator (NCO)
- Fixed–Frequency Mixer With Fs/4 and Fs/2
- 1.8–V or 3.3–V I/O Voltage
- On–Chip 1.2–V Reference
- Differential Scalable Output: 2 mA to 20 mA
- Pin Compatible to DAC5686
- High Performance
- 81–dBc Adjacent Channel Leakage Ratio (ACLR) WCDMA TM1 at 30.72 MHz
- 72–dBc ACLR WCDMA TM1 at 153.6 MHz
- Cellular Base Transceiver Station Transmit Channel
- CDMA: W–CDMA, CDMA2000, TD–SCDMA
- TDMA: GSM, IS–136, EDGE/UWC–136
- OFDM: 802.16
- Cable Modem Termination System
(1)Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
The DAC5687 is a dual–channel 16–bit high–speed digital–to–analog converter (DAC) with integrated 2×, 4×, and 8× interpolation filters, a complex numerically controlled oscillator (NCO), on–board clock multiplier, IQ compensation, and on–chip voltage reference. The DAC5687 is pin compatible to the DAC5686, requiring only changes in register settings for most applications, and offers additional features and superior linearity, noise, crosstalk, and phase-locked loop (PLL) noise performance.
The DAC5687 has six signal processing blocks: two interpolate by two digital filters, a fine–frequency mixer with 32–bit NCO, a quadrature modulation compensation block, another interpolate by two digital filter, and a coarse–frequency mixer with Fs/2 or Fs/4. The different modes of operation enable or bypass the signal processing blocks.
The coarse and fine mixers can be combined to span a wider range of frequencies with fine resolution. The DAC5687 allows both complex or real output. Combining the frequency upconversion and complex output produces a Hilbert Transform pair that is output from the two DACs. An external RF quadrature modulator then performs the final single sideband upconversion.
The IQ compensation feature allows optimization of phase, gain, and offset to maximize sideband rejection and minimize LO feedthrough for an analog quadrature modulator.
The DAC5687 includes several input options: single–port interleaved data, even and odd multiplexing at half rate, and an input FIFO with either external or internal clock to ease the input timing ambiguity when the DAC5687 is clocked at the DAC output sample rate.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | 16-Bit 500 MSPS 2x-8x Interpolating Dual-Channel DAC datasheet | 2006. 6. 1 | ||
| * | 방사능 및 안정성 보고서 | DAC5687MPZPEP Reliability Report | 2011. 10. 24 | ||
| * | VID | DAC5687-EP VID V6206650 | 2016. 6. 21 | ||
| 애플리케이션 노트 | High Speed, Digital-to-Analog Converters Basics (Rev. A) | 2012. 10. 23 | |||
| 애플리케이션 노트 | CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters | 2008. 6. 8 | |||
| 애플리케이션 노트 | Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 | 2008. 6. 2 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| HTQFP (PZP) | 100 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.