홈 로직 및 전압 변환 플립플롭, 래치 및 레지스터 D형 플립플롭
홈
로직 및 전압 변환
플립플롭, 래치 및 레지스터
D형 플립플롭

SN54HC273-SP

활성

클리어를 지원하는 QML-V, 8진 D형 플립플롭

지금 주문하기
데이터 시트

SN54HC273-SP

활성
데이터 시트 지금 주문하기

제품 상세 정보

Number of channels 8 Technology family HC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 25 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Supply current (max) (µA) 80 Features Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode Operating temperature range (°C) -55 to 125 Rating Space
Number of channels 8 Technology family HC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 25 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Supply current (max) (µA) 80 Features Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode Operating temperature range (°C) -55 to 125 Rating Space
CDIP (J) 20 167.464 mm² (— mm × — mm) CFP (W) 20 90.5828 mm² (— mm × — mm)
  • Wide operating voltage range of 2 V to 6 V
  • Outputs can drive up to 10 LSTTL loads
  • Low power consumption, 80-µA maximum ICC
  • Typical tpd = 12 ns
  • ±4-mA output drive at 5 V
  • Low input current of 1-µA maximum
  • Contain eight flip-flops with single-rail outputs
  • Direct clear input
  • Individual data input to each flip-flop
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • Wide operating voltage range of 2 V to 6 V
  • Outputs can drive up to 10 LSTTL loads
  • Low power consumption, 80-µA maximum ICC
  • Typical tpd = 12 ns
  • ±4-mA output drive at 5 V
  • Low input current of 1-µA maximum
  • Contain eight flip-flops with single-rail outputs
  • Direct clear input
  • Individual data input to each flip-flop
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

The SNx4HC273 devices are positive-edge-triggered D-type flip-flops with a direct active low clear ( CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SNx4HC273 devices are positive-edge-triggered D-type flip-flops with a direct active low clear ( CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
filter 기타 D형 플립플롭 찾기
다운로드

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
2개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 SNx4HC273 Octal D-Type Flip-Flops With Clear datasheet (Rev. F) PDF | HTML 2022. 4. 21
* SMD SN54HC273-SP SMD 5962-84099 2016. 7. 8

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​