데이터 시트
SN74AS175B
- ’ALS174 and ’AS174 Contain Six Flip-Flops With Single-Rail Outputs
- ’ALS175 and ’AS175B Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct-Clear Inputs
- Applications Include:
- Buffer/Storage Registers
- Shift Registers
- Pattern Generators
- Fully Buffered Outputs for Maximum Isolation From External Disturbances (’AS Only)
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR)\ input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.
These circuits are fully compatible for use with most TTL circuits.
기술 자료
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
1개 모두 보기
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 | |
|---|---|---|---|---|---|---|
| * | 데이터 시트 | Hex/Quadruple D-Type Flip-Flops With Clear datasheet (Rev. E) | 2002. 5. 23 |