TMS320DM365

활성

DaVinci 디지털 미디어 프로세서

지금 주문하기

데이터 시트

document-pdfAcrobat TMS320DM365 Digital Media System-on-Chip datasheet (Rev. E) (영어)

TMS320DM365

활성

데이터 시트

지금 주문하기

제품 상세 정보

Operating system

Linux

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Operating system

Linux

Rating

Catalog

Operating temperature range (°C)

-40 to 85

NFBGA (ZCE)

338

169 mm² (13 mm × 13 mm)

Highlights
- High-Performance Digital Media System-on-Chip (DMSoC)
- Up to 300-MHz ARM926EJ-S Clock Rate
- Two Video Image Co-processors (HDVICP, MJCP) Engines
- Supports a Range of Encode, Decode, and Video Quality Operations
- Video Processing Subsystem
  - HW Face Detect Engine
  - Resize Engine from 1/16x to 8x
  - 16-Bit Parallel AFE (Analog Front-End) Interface Up to 120 MHz
  - 4:2:2 (8-/16-bit) Interface
  - 8-/16-bit YCC and Up to 24-Bit RGB888 Digital Output
  - 3 DACs for HD Analog Video Output
  - Hardware On-Screen Display (OSD)
- Capable of 720p 30fps H.264 video processing
  Note: 216-MHz is only capable of D1 processing
- Peripherals include EMAC, USB 2.0 OTG, DDR2/NAND, 5 SPIs, 2 UARTs, 2 MMC/SD/SDIO, Key Scan
- 8 Different Boot Modes and Configurable Power-Saving Modes
- Pin-to-pin and software compatible with DM368
- Extended temperature (-40°C - 85°C) available for 300-Mhz device
- 3.3-V and 1.8-V I/O, 1.2-V/1.35-V Core
- 338-Pin Ball Grid Array at 65nm Process Technology
High-Performance Digital Media System-on-Chip (DMSoC)
- 216-, 270-, 300-MHz ARM926EJ-S Clock Rate
- Fully Software-Compatible With ARM9™
ARM926EJ-S™ Core
- Support for 32-Bit and 16-Bit (Thumb® Mode) Instruction Sets
- DSP Instruction Extensions and Single Cycle MAC
- ARM® Jazelle® Technology
- EmbeddedICE-RT Logic for Real-Time Debug
ARM9 Memory Architecture
- 16K-Byte Instruction Cache
- 8K-Byte Data Cache
- 32K-Byte RAM
- 16K-Byte ROM
- Little Endian
Two Video Image Co-processors (HDVICP, MJCP) Engines
- Support a Range of Encode and Decode Operations
- H.264, MPEG4, MPEG2, MJPEG, JPEG, WMV9/VC1
Video Processing Subsystem
- Front End Provides:
  - HW Face Detect Engine
  - Hardware IPIPE for Real-Time Image Processing
    - Resize Engine
      - Resize Images From 1/16× to 8×
      - Separate Horizontal/Vertical Control
      - Two Simultaneous Output Paths
  - IPIPE Interface (IPIPEIF)
  - Image Sensor Interface (ISIF) and CMOS Imager Interface
  - 16-Bit Parallel AFE (Analog Front End) Interface Up to 120 MHz
  - Glueless Interface to Common Video Decoders
  - BT.601/BT.656/BT.1120 Digital YCbCr 4:2:2 (8-/16-Bit Module
  - Histogram Module
  - Lens distortion correction module (LDC)
  - Hardware 3A statistics collection module (H3A)
- Back End Provides:
  - Hardware On-Screen Display (OSD)
  - Composite NTSC/PAL video encoder output
  - 8-/16-bit YCC and Up to 24-Bit RGB888 Digital Output
  - 3 DACs for HD Analog Video Output
  - LCD Controller
  - BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface
Analog-to-Digital Convertor (ADC)
Power Management and Real Time Clock Subsystem (PRTCSS)
- Real Time Clock
16-Bit Host-Port Interface (HPI)
10/100 Mb/s Ethernet Media Access Controller (EMAC) - Digital Media
- IEEE 802.3 Compliant
- Supports Media Independent Interface (MII)
- Management Data I/O (MDIO) Module
Key Scan
Voice Codec
External Memory Interfaces (EMIFs)
- DDR2 and mDDR SDRAM 16-bit wide EMIF With 256 MByte Address Space (1.8-V I/O)
- Asynchronous16-/8-bit Wide EMIF (AEMIF)
  - Flash Memory Interfaces
    - NAND (8-/16-bit Wide Data)
    - 16 MB NOR Flash, SRAM
    - OneNAND(16-bit Wide Data)
Flash Card Interfaces
- Two Multimedia Card (MMC) / Secure Digital (SD/SDIO)
- SmartMedia/xD
Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)
USB port with Integrated 2.0 High-Speed PHY that Supports
- USB 2.0 High-Speed Device
- USB 2.0 High-Speed Host (mini-host, supporting one external device)
- USB On The Go (HS-USB OTG)
Four 64-Bit General-Purpose Timers (each configurable as two 32-bit timers)
One 64-Bit Watch Dog Timer
Two UARTs (One fast UART with RTS and CTS Flow Control)
Five Serial Port Interfaces (SPI) each with two Chip-Selects
One Master/Slave Inter-Integrated Circuit (I²C) Bus™
One Multi-Channel Buffered Serial Port (McBSP)
- I2S
- AC97 Audio Codec Interface
- S/PDIF via Software
- Standard Voice Codec Interface (AIC12)
- SPI Protocol (Master Mode Only)
- Direct Interface to T1/E1 Framers
- Time Division Multiplexed Mode (TDM)
- 128 Channel Mode
Four Pulse Width Modulator (PWM) Outputs
Four RTO (Real Time Out) Outputs
Up to 104 General-Purpose I/O (GPIO) Pins (Multiplexed with Other Device Functions)
Boot Modes
- On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash, MMC/SD, UART, USB, SPI, EMAC, or HPI
- AEMIF (NOR and OneNAND)
Configurable Power-Saving Modes
Crystal or External Clock Input (typically 19.2 Mhz, 24 MHz, 27 Mhz or 36 MHz)
Flexible PLL Clock Generators
Debug Interface Support
- IEEE-1149.1 (JTAG™) Boundary-Scan-Compatible
- ETB (Embedded Trace Buffer) with 4K-Bytes Trace Buffer memory
- Device Revision ID Readable by ARM
338-Pin Ball Grid Array (BGA) Package (ZCE Suffix), 0.65-mm Ball Pitch
65nm Process Technology
3.3-V and 1.8-V I/O, 1.2-V/ 1.35-V Internal
Community Reesources
- TI E2E Community
- TI Embedded Processors Wiki

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

Windows is a trademark of Microsoft.

All other trademarks are the property of their respective owners.

Highlights
- High-Performance Digital Media System-on-Chip (DMSoC)
- Up to 300-MHz ARM926EJ-S Clock Rate
- Two Video Image Co-processors (HDVICP, MJCP) Engines
- Supports a Range of Encode, Decode, and Video Quality Operations
- Video Processing Subsystem
  - HW Face Detect Engine
  - Resize Engine from 1/16x to 8x
  - 16-Bit Parallel AFE (Analog Front-End) Interface Up to 120 MHz
  - 4:2:2 (8-/16-bit) Interface
  - 8-/16-bit YCC and Up to 24-Bit RGB888 Digital Output
  - 3 DACs for HD Analog Video Output
  - Hardware On-Screen Display (OSD)
- Capable of 720p 30fps H.264 video processing
  Note: 216-MHz is only capable of D1 processing
- Peripherals include EMAC, USB 2.0 OTG, DDR2/NAND, 5 SPIs, 2 UARTs, 2 MMC/SD/SDIO, Key Scan
- 8 Different Boot Modes and Configurable Power-Saving Modes
- Pin-to-pin and software compatible with DM368
- Extended temperature (-40°C - 85°C) available for 300-Mhz device
- 3.3-V and 1.8-V I/O, 1.2-V/1.35-V Core
- 338-Pin Ball Grid Array at 65nm Process Technology
High-Performance Digital Media System-on-Chip (DMSoC)
- 216-, 270-, 300-MHz ARM926EJ-S Clock Rate
- Fully Software-Compatible With ARM9™
ARM926EJ-S™ Core
- Support for 32-Bit and 16-Bit (Thumb® Mode) Instruction Sets
- DSP Instruction Extensions and Single Cycle MAC
- ARM® Jazelle® Technology
- EmbeddedICE-RT Logic for Real-Time Debug
ARM9 Memory Architecture
- 16K-Byte Instruction Cache
- 8K-Byte Data Cache
- 32K-Byte RAM
- 16K-Byte ROM
- Little Endian
Two Video Image Co-processors (HDVICP, MJCP) Engines
- Support a Range of Encode and Decode Operations
- H.264, MPEG4, MPEG2, MJPEG, JPEG, WMV9/VC1
Video Processing Subsystem
- Front End Provides:
  - HW Face Detect Engine
  - Hardware IPIPE for Real-Time Image Processing
    - Resize Engine
      - Resize Images From 1/16× to 8×
      - Separate Horizontal/Vertical Control
      - Two Simultaneous Output Paths
  - IPIPE Interface (IPIPEIF)
  - Image Sensor Interface (ISIF) and CMOS Imager Interface
  - 16-Bit Parallel AFE (Analog Front End) Interface Up to 120 MHz
  - Glueless Interface to Common Video Decoders
  - BT.601/BT.656/BT.1120 Digital YCbCr 4:2:2 (8-/16-Bit Module
  - Histogram Module
  - Lens distortion correction module (LDC)
  - Hardware 3A statistics collection module (H3A)
- Back End Provides:
  - Hardware On-Screen Display (OSD)
  - Composite NTSC/PAL video encoder output
  - 8-/16-bit YCC and Up to 24-Bit RGB888 Digital Output
  - 3 DACs for HD Analog Video Output
  - LCD Controller
  - BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface
Analog-to-Digital Convertor (ADC)
Power Management and Real Time Clock Subsystem (PRTCSS)
- Real Time Clock
16-Bit Host-Port Interface (HPI)
10/100 Mb/s Ethernet Media Access Controller (EMAC) - Digital Media
- IEEE 802.3 Compliant
- Supports Media Independent Interface (MII)
- Management Data I/O (MDIO) Module
Key Scan
Voice Codec
External Memory Interfaces (EMIFs)
- DDR2 and mDDR SDRAM 16-bit wide EMIF With 256 MByte Address Space (1.8-V I/O)
- Asynchronous16-/8-bit Wide EMIF (AEMIF)
  - Flash Memory Interfaces
    - NAND (8-/16-bit Wide Data)
    - 16 MB NOR Flash, SRAM
    - OneNAND(16-bit Wide Data)
Flash Card Interfaces
- Two Multimedia Card (MMC) / Secure Digital (SD/SDIO)
- SmartMedia/xD
Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)
USB port with Integrated 2.0 High-Speed PHY that Supports
- USB 2.0 High-Speed Device
- USB 2.0 High-Speed Host (mini-host, supporting one external device)
- USB On The Go (HS-USB OTG)
Four 64-Bit General-Purpose Timers (each configurable as two 32-bit timers)
One 64-Bit Watch Dog Timer
Two UARTs (One fast UART with RTS and CTS Flow Control)
Five Serial Port Interfaces (SPI) each with two Chip-Selects
One Master/Slave Inter-Integrated Circuit (I²C) Bus™
One Multi-Channel Buffered Serial Port (McBSP)
- I2S
- AC97 Audio Codec Interface
- S/PDIF via Software
- Standard Voice Codec Interface (AIC12)
- SPI Protocol (Master Mode Only)
- Direct Interface to T1/E1 Framers
- Time Division Multiplexed Mode (TDM)
- 128 Channel Mode
Four Pulse Width Modulator (PWM) Outputs
Four RTO (Real Time Out) Outputs
Up to 104 General-Purpose I/O (GPIO) Pins (Multiplexed with Other Device Functions)
Boot Modes
- On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash, MMC/SD, UART, USB, SPI, EMAC, or HPI
- AEMIF (NOR and OneNAND)
Configurable Power-Saving Modes
Crystal or External Clock Input (typically 19.2 Mhz, 24 MHz, 27 Mhz or 36 MHz)
Flexible PLL Clock Generators
Debug Interface Support
- IEEE-1149.1 (JTAG™) Boundary-Scan-Compatible
- ETB (Embedded Trace Buffer) with 4K-Bytes Trace Buffer memory
- Device Revision ID Readable by ARM
338-Pin Ball Grid Array (BGA) Package (ZCE Suffix), 0.65-mm Ball Pitch
65nm Process Technology
3.3-V and 1.8-V I/O, 1.2-V/ 1.35-V Internal
Community Reesources
- TI E2E Community
- TI Embedded Processors Wiki

Developers can now deliver pixel-perfect images at up to 720p H.264 at 30fps in their digital video designs without concerns of video format support, constrained network bandwidth, limited system storage capacity or cost with the new TMS320DM365 digital media processor based on DaVinci technology from Texas Instruments Incorporated (TI). With multi-format HD video, the DM365 also features a suite of peripherals saving developers on system costs.

This ARM9-based DM365 device offers speeds up to 300 MHz and supports production-qualified H.264, MPEG-4, MPEG-2, MJPEG and VC1/WMV9 codecs providing customers with the flexibility to select the right video codec for their application. These codecs are driven from video accelerators offloading compression needs from the ARM core so that developers can utilize the most performance from the ARM for their application. Video surveillance designers achieve greater compression efficiency providing more storage without straining the network bandwidth. Developers of media playback and camera-driven applications, such as video doorbells, digital signage, digital video recorders, portable media players and more can ensure interoperability as well as product scalability by taking advantage of the full suite of codecs supported on the DM365.

Along with multi-format HD video, the DM365 enables seamless interface to most additional external devices required for video applications. The image sensor interface is flexible enough to support CCD, CMOS, and various other interfaces such as BT.656, BT1120. The DM365 also offers a high level of integration with HD display support including, 3 built-in 10-bit HD Analog Video Digital to Analog Converters (DACs), DDR2/mDDR, Ethernet MAC, USB 2.0, integrated audio, Host Port Interface (HPI), Analog to Digital Converter, and many more features saving developers on overall system costs as well as real estate on their circuit boards allowing for a slimmer, sleeker design.

filter

기타 멀티미디어 및 산업용 네트워킹 SoC 찾기

다운로드 스크립트와 함께 비디오 보기 비디오

타사를 통해 지원

이 제품은 TI에서 지속적으로 직접 설계 지원을 제공하지 않습니다. 설계 작업 중 지원을 받으려면 다음 타사 중 하나에 문의할 수 있습니다. D3 Engineering, elnfochips, Ittiam Systems, Path Partner Technology 또는 Z3 Technologies.

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.

45개 모두 보기

상위 문서	유형	직함	형식 옵션	날짜
*	데이터 시트	TMS320DM365 Digital Media System-on-Chip datasheet (Rev. E)		2011. 7. 1
*	정오표	TMS320DM365 Digital Media System-on-Chip Silicon Errata (Silicon Revs 1.1 & 1.2) (Rev. E)		2011. 7. 11
	애플리케이션 노트	High-Speed Interface Layout Guidelines (Rev. J)	PDF \| HTML	2023. 2. 24
	사용 설명서	SYS/BIOS (TI-RTOS Kernel) User's Guide (Rev. V)		2020. 6. 1
	사용 설명서	TMS320DM36x DaVinci™ Video Processing Front End (VPFE) User's Guide (Rev. C)		2016. 6. 30
	애플리케이션 노트	Powering the TMS320DM365 using the TPS650061		2012. 5. 10
	사용 설명서	TMS320DM36x DMSoC Power Management and Real-Time Clock Subsystem User's Guide (Rev. B)		2011. 8. 3
	애플리케이션 노트	Migrating From TMS320DM35x to TMS320DM36x Devices (Rev. A)		2011. 6. 2
	사용 설명서	TMS320DM36x DMSoC General-Purpose Input/Output User's Guide (Rev. C)		2011. 1. 19
	사용 설명서	TMS320DM36x DMSoC Ethernet Media Access Controller (EMAC) User's Guide (Rev. B)		2010. 12. 23
	사용 설명서	TMS320DM36x DMSoC Video Processing Front End User's Guide (Rev. C)		2010. 11. 12
	사용 설명서	TMS320DM36x DMSoC Video Processing Back End User's Guide (Rev. C)		2010. 8. 26
	사용 설명서	TMS320DM36x DMSoC Voice Codec User's Guide (Rev. B)		2010. 7. 30
	사용 설명서	TMS320DM36x DMSoC Face Detection User's Guide (Rev. A)		2010. 7. 21
	애플리케이션 노트	Application Parameter Settings for TMS320DM365 H.264 Encoder		2010. 4. 29
	사용 설명서	TMS320DM36x DMSoC Multimedia Card/Secure Digital Card Controller User's Guide (Rev. B)		2010. 4. 23
	사용 설명서	TMS320DM36x DMSoC Asynchronous External Memory Interface User's Guide (Rev. C)		2010. 4. 23
	추가 자료	TMS320DM3x DaVinci Video Processors		2010. 4. 11
	애플리케이션 노트	Migrating from TMS320DM365 to TMS320DM368		2010. 4. 11
	사용 설명서	TMS320DM36x DMSoC Serial Peripheral Interface User's Guide (Rev. B)		2010. 3. 1
	사용 설명서	TMS320DM36x DMSoC Key Scan User's Guide (Rev. A)		2010. 3. 1
	애플리케이션 노트	Smart Codec Features in TMS320DM365		2009. 12. 9
	애플리케이션 노트	Understanding H.264 Decoder Buffer Mechanism for TMS320DM365		2009. 12. 4
	애플리케이션 노트	TMS320DM365 Preview of Codec Porting on Linux		2009. 12. 4
	애플리케이션 노트	Simple Power Solution Using LDOs for the DM365 (Rev. A)		2009. 9. 11
	애플리케이션 노트	High Integration, High Efficiency Power Solution using DCDC Converters for DM365 (Rev. A)		2009. 9. 11
	애플리케이션 노트	High-Efficiency Power Solution Using DC/DC Converter for the DM365 (Rev. A)		2009. 9. 11
	애플리케이션 노트	TMS320DM36x Power Consumption Summary		2009. 9. 10
	사용 설명서	TMS320DM36x DMSoC Universal Host Port Interface User's Guide (Rev. A)		2009. 8. 9
	사용 설명서	TMS320DM36x DMSoC Universal Serial Bus User's Guide (Rev. A)		2009. 8. 7
	사용 설명서	TMS320DM36x DMSoC Inter-Integrated Circuit User's Guide (Rev. A)		2009. 8. 7
	사용 설명서	TMS320DM36x DMSoC ARM Subsystem Reference Guide (Rev. A)		2009. 8. 7
	사용 설명서	TMS320DM36x DMSoC Multichannel Buffered Serial Port User's Guide (Rev. A)		2009. 8. 7
	애플리케이션 노트	High-Vin, High-Efficiency Power Solution Using DC/DC Converter for the DM365		2009. 8. 4
	애플리케이션 노트	TMS320DM36x SoC Architecture and Throughput		2009. 7. 29
	애플리케이션 노트	LSP 2.10 DaVinci Linux Drivers (Rev. A)		2009. 7. 8
	사용 설명서	TMS320DM36x DMSoC Pulse-Width Modulator User's Guide		2009. 3. 3
	사용 설명서	TMS320DM36x DMSoC Real Time Out User's Guide		2009. 3. 3
	사용 설명서	TMS320DM36x DMSoC Universal Asynchronous Receiver/Transmitter User's Guide		2009. 3. 3
	추가 자료	Complimentary Analog Devices for DM365 Digital Media Processor		2009. 3. 3
	사용 설명서	TMS320DM36x DMSoC Timer/Watchdog Timer User's Guide		2009. 3. 3
	사용 설명서	TMS320DM36x DMSoC Analog to Digital Converter User's Guide		2009. 3. 3
	사용 설명서	TMS320DM36x DMSoC Enhanced Direct Memory Access Controller User's Guide		2009. 3. 3
	사용 설명서	TMS320DM36x DMSoC DDR2/mDDR Memory Controller User's Guide		2009. 3. 3
	애플리케이션 노트	Understanding TI's PCB Routing Rule-Based DDR Timing Specification (Rev. A)		2008. 7. 17

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

TMDXEVM368 — TMS320DM36x 평가 모듈

개발자는 TMS320DM36x DVEVM(디지털 비디오 평가 모듈)을 사용하면 TI의 디지털 미디어(DMx) 프로세서를 즉시 평가하고 IP 보안 카메라, 액션 카메라, 드론, 웨어러블 디지털 사이니지, 비디오 초인종 및 기타 디지털 비디오 제품과 같은 디지털 비디오 애플리케이션 빌드를 시작할 수 있습니다.

개발자는 TMS320DM36x DVEVM을 통해 생산 준비가 완료된 ARM용 애플리케이션 코드를 작성할 수 있고 DMx API를 사용하는 HDVICP 코프로세서 코어에 액세스하여 TMS320DM368 및 TMS320DM365 (...)

사용 설명서: PDF

지원되는 제품 및 하드웨어

재고 있음

제한:

주문하려면 로그인

lock

재고를 보려면 로그인

??asset.out-of-stock-ti_ko_KR??

이용할 수 없음

디버그 프로브

TMDSEMU200-U — XDS200 USB 디버그 프로브

XDS200은 TI 임베디드 장치를 디버깅하는 데 사용되는 디버그 프로브(에뮬레이터)입니다. 대부분의 장치의 경우 더욱 저렴한 신형 XDS110(www.ti.com/tool/TMDSEMU110-U)을 사용하실 것을 권장합니다. XDS200은 단일 포드에서 다양한 표준(IEEE1149.1, IEEE1149.7, SWD)을 지원합니다. 모든 XDS 디버그 프로브는 ETB(임베디드 트레이스 버퍼)가 포함되어 있는 모든 Arm® 및 DSP 프로세서에서 코어 및 시스템 트레이스를 지원합니다.

XDS200은 TI 20핀 커넥터(TI 14핀, (...)

지원되는 제품 및 하드웨어

재고 있음

제한:

주문하려면 로그인

lock

재고를 보려면 로그인

??asset.out-of-stock-ti_ko_KR??

이용할 수 없음

디버그 프로브

TMDSEMU560V2STM-U — XDS560™ 소프트웨어 v2 시스템 추적 USB 디버그 프로브

XDS560v2는 디버그 프로브의 XDS560™ 제품군 중 최고의 성능을 가진 제품으로, 기존의 JTAG 표준(IEEE1149.1)과 cJTAG(IEEE1149.7)를 모두 지원합니다. SWD(직렬 와이어 디버그)는 지원하지 않습니다.

모든 XDS 디버그 프로브는 ETB(임베디드 추적 버퍼)가 있는 모든 ARM 및 DSP 프로세서에서 코어와 시스템 트레이스를 지원합니다. 핀을 통한 추적의 경우 XDS560v2 PRO TRACE가 필요합니다.

XDS560v2는 MIPI HSPT 60핀 커넥터(TI 14핀, TI 20핀 및 ARM (...)

지원되는 제품 및 하드웨어

재고 있음

제한:

주문하려면 로그인

lock

재고를 보려면 로그인

??asset.out-of-stock-ti_ko_KR??

이용할 수 없음

디버그 프로브

TMDSEMU560V2STM-UE — XDS560v2 시스템 추적 USB 및 이더넷 디버그 프로브

The XDS560v2 is the highest performance of the XDS family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors that (...)

지원되는 제품 및 하드웨어

재고 있음

제한:

주문하려면 로그인

lock

재고를 보려면 로그인

??asset.out-of-stock-ti_ko_KR??

이용할 수 없음

디버그 프로브

LB-3P-TRACE32-DSP — DSP(디지털 신호 프로세서)용 Lauterbach TRACE32 디버그 및 트레이스 시스템

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

발송: Lauterbach GmbH

지원되는 제품 및 하드웨어

옵션 보기

소프트웨어 개발 키트(SDK)

LINUXDVSDK-DM36X — DM365, DM368 디지털 미디어 프로세서용 DVSDK(Linux 디지털 비디오 소프트웨어 개발 키트)

The Linux™ Digital Video Software Development Kits (DVSDKs) enable DaVinci™ system integrators to quickly develop Linux-based multimedia applications that can be easily ported across different devices in the DaVinci platform. Each DVSDK combines a pre-tested set of operating system, application (...)

지원되는 제품 및 하드웨어

옵션 보기

소프트웨어 코덱

DM365CODECS — Codecs for DM36x (DM365, DM368) - Software and Documentation

TI codecs are free, come with production licensing and are available for download now. All are production-tested for easy integration into audio, video and voice applications. Click GET SOFTWARE button (above) to access the most recent, tested codec versions available. Datasheets and Release Notes (...)

지원되는 제품 및 하드웨어

다운로드 옵션

시뮬레이션 모델