계산 툴
데이터 시트
TPS40040
- 2.25-V to 5.5-V Input
- Output Voltage from 0.6 V to 90% of VIN
- High-Side Drive for N-Channel FET
- Supports Pre-Biased Outputs
- Adaptive Anti-Cross Conduction Gate Drive
- 1%, 0.6-V Reference
- Two Fixed Switching Frequency Versions, TPS40040 (300 kHz) and TPS40041 (600 kHz)
- Three Selectable Short Circuit Protection Levels of 105 mV, 180 mV and 310 mV
- Hiccup Restart from Faults
- Voltage Mode Control
- Active Low Enable
- Thermal Shutdown Protection at 145°C
- 8-Pin, 3-mm × 3-mm SON with Ground Connection to Thermal Pad
- APPLICATIONS
- Point of Load
- Telecommunications
- DC to DC Modules
- Set Top Boxes
PowerPAD Is a trademark of Texas Instruments.
Predictive Gate Drive Is a trademark of Texas Instruments.
The TPS40040 and TPS40041 dc-to-dc controllers are designed to operate from a 2.25-V to 5.5-V input source. To reduce the number of external components, several operating parameters are fixed internally; namely, frequency, soft start time, and short circuit protection (SCP) levels. For example, the operating frequencies of TPS40040/1 are 300 kHz/600 kHz, respectively.
One of three short circuit threshold levels may be selected by the addition of an external resistor from the COMP pin to circuit ground. During power on, and before the internal soft start commands the output voltage to rise, the TPS40040/1 enters a calibration cycle, measures the current out of the COMP pin, and selects an internal SCP threshold voltage. At the end of the 1.6-ms calibration time, the output voltage is allowed to rise for a 4-ms soft start. During operation, the selected SCP threshold voltage is compared to the upper MOSFET’s voltage drop during its ON time to determine whether there is an overload condition.
The packaging of the TPS40040/1 is unique in that the PowerPAD™ is used as an electrical ground connection as well as a thermal connection.
기술 자료
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
6개 모두 보기 | 상위 문서 | 유형 | 직함 | 형식 옵션 | 날짜 |
|---|---|---|---|---|
| * | Data sheet | Low Pin Count, Low VIN (2.5V to 5.5V Synchronous Buck DC-to-DC Controller datasheet (Rev. D) | 2007/12/12 | |
| Analog Design Journal | Control-Mode Quick Reference Guide (Rev. B) | PDF | HTML | 2023/08/29 | |
| Selection guide | Power Management Guide 2018 (Rev. R) | 2018/06/25 | ||
| Selection guide | DC/DC Buck Controller Solutions Selection Guide | 2018/02/06 | ||
| Application note | Analysis and Design of Input Filter for DC-DC Circuit | 2017/11/27 | ||
| EVM User's guide | A 5-V Input, 1.8-V Output, 6-A Synchronous Buck Converter | 2006/04/10 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
평가 보드
TPS40040EVM-001 — 5V 입력, 1.8V 출력, 10A 동기식 벅 평가 모듈
The TPS40040EVM-001 evaluation module (EVM) is a synchronous buck converter providing a fixed1.8 V output at up to 10 A from a 5 V input bus. The EVM is designed to start up from a single supply, so no additional bias voltage is required for startup. The module uses the TPS40040 (...)
사용 설명서: PDF
평가 보드
TPS40041EVM-001 — TPS40041 5V 입력, 1.8V 출력, 6A 평가 모듈
The TPS40041EVM-001 evaluation module (EVM) is a synchronous buck converter providing a fixed1.8 V output at up to 6 A from a 5 V input bus or 3 A from a 3.3 V input. The EVM is designed to start up from a single supply, so no additional bias voltage is required for (...)
사용 설명서: PDF
시뮬레이션 모델
TPS40040 TINA-TI Average Reference Design (Rev. A)
SLVJ009A.TSC (566 KB) - TINA-TI Reference Design
시뮬레이션 모델
TPS40040 TINA-TI Transient Reference Design
SLVM028.TSC (753 KB) - TINA-TI Reference Design
시뮬레이션 모델
TPS40040 Unencrypted PSpice Transient Model Package (Rev. A)
SLVM032A.ZIP (67 KB) - PSpice Model
시뮬레이션 모델
TPS40040/1 Unencrypted PSpice Average Model Package (Rev. A)
SLVJ008A.ZIP (108 KB) - PSpice Model
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VSON (DRB) | 8 | Ultra Librarian |
주문 및 품질
포함된 정보:
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
포함된 정보:
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.