TPS702

활성

전원 양호 및 독립 활성화를 지원하는 500mA, 듀얼 채널 저손실 전압 레귤레이터

지금 주문

데이터시트

document-pdfAcrobat Dual-Output, Low-Dropout Voltage Regulators datasheet (Rev. E) (영어)

이 제품의 최신 버전이 있습니다

open-in-new

대안 비교

비교 대상 장치와 유사한 기능

TPS7A87

활성

500mA, 저잡음, 높은 PSRR, 듀얼 채널 조정 가능 초저 손실 전압 레귤레이터 Alternative dual LDO with ultra-low-noise performance in a 4-mm x 4-mm WQFN package.

TPS702

활성

데이터시트

지금 주문

제품 상세 정보

Output options

Adjustable Output, Dual output, Fixed Output

Iout (max) (A)

0.5

Vin (max) (V)

6

Vin (min) (V)

2.7

Vout (max) (V)

5.5

Vout (min) (V)

1.2

Fixed output options (V)

1.2, 1.5, 1.8, 2.5, 3.3

Noise (µVrms)

65

Iq (typ) (mA)

0.19

Thermal resistance θJA (°C/W)

32

Rating

Catalog

Load capacitance (min) (µF)

6.8

Regulated outputs (#)

2

Features

Enable, Output discharge, Power good

Accuracy (%)

2

PSRR at 100 KHz (dB)

20

Dropout voltage (Vdo) (typ) (mV)

170

Operating temperature range (°C)

-40 to 125

Output options

Adjustable Output, Dual output, Fixed Output

Iout (max) (A)

0.5

Vin (max) (V)

6

Vin (min) (V)

2.7

Vout (max) (V)

5.5

Vout (min) (V)

1.2

Fixed output options (V)

1.2, 1.5, 1.8, 2.5, 3.3

Noise (µVrms)

65

Iq (typ) (mA)

0.19

Thermal resistance θJA (°C/W)

32

Rating

Catalog

Load capacitance (min) (µF)

6.8

Regulated outputs (#)

2

Features

Enable, Output discharge, Power good

Accuracy (%)

2

PSRR at 100 KHz (dB)

20

Dropout voltage (Vdo) (typ) (mV)

170

Operating temperature range (°C)

-40 to 125

HTSSOP (PWP)

20

41.6 mm² 6.5 x 6.4

Dual Output Voltages for Split-Supply Applications
Independent Enable Functions (See Part Number TPS701xx for Sequenced Outputs)
Output Current Range of 500mA on Regulator 1 and 250mA on Regulator 2
Fast Transient Response
Voltage Options: 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and Dual Adjustable Outputs
Open Drain Power-On Reset with 120ms Delay
Open Drain Power Good for Regulator 1 and Regulator 2
Ultralow 190µA (typ) Quiescent Current
1µA Input Current During Standby
Low Noise: 65µV_RMS Without Bypass Capacitor
Quick Output Capacitor Discharge Feature
One Manual Reset Input
2% Accuracy Over Load and Temperature
Undervoltage Lockout (UVLO) Feature
20-Pin PowerPAD TSSOP Package
Thermal Shutdown Protection

Dual Output Voltages for Split-Supply Applications
Independent Enable Functions (See Part Number TPS701xx for Sequenced Outputs)
Output Current Range of 500mA on Regulator 1 and 250mA on Regulator 2
Fast Transient Response
Voltage Options: 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and Dual Adjustable Outputs
Open Drain Power-On Reset with 120ms Delay
Open Drain Power Good for Regulator 1 and Regulator 2
Ultralow 190µA (typ) Quiescent Current
1µA Input Current During Standby
Low Noise: 65µV_RMS Without Bypass Capacitor
Quick Output Capacitor Discharge Feature
One Manual Reset Input
2% Accuracy Over Load and Temperature
Undervoltage Lockout (UVLO) Feature
20-Pin PowerPAD TSSOP Package
Thermal Shutdown Protection

The TPS702xx is a low dropout voltage regulator with integrated SVS (RESET, POR, or power on reset) and power good (PG) functions. These devices are capable of supplying 500mA and 250mA by regulator 1 and regulator 2 respectively. Quiescent current is typically 190µA at full load. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset input, and independent enable functions provide a complete system solution.

The TPS702xx family of voltage regulators offers very low dropout voltage and dual outputs. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10µF low ESR capacitors.

These devices have fixed 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and adjustable voltage options. Regulator 1 can support up to 500mA, and regulator 2 can support up to 250mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230µA over the full range of output current and full range of temperature). This LDO family also features a sleep mode; applying a high signal to EN1 or EN2 (enable) shuts down regulator 1 or regulator 2, respectively. When a high signal is applied to both EN1 and EN2, both regulators enter sleep mode, thereby reducing the input current to 2µA at T_J = +25°C.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage condition at V_OUT1. The PG1 pin can be used to implement a SVS (RESET, POR, or power on reset) for the circuitry supplied by regulator 1. The PG2 pin reports the voltage conditions at V_OUT2. The PG2 pin can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 2.

The TPS702xx features a RESET (SVS, POR, or power on reset). RESET output initiates a reset in the event of an undervoltage condition. RESET also indicates the status of the manual reset pin (MR). When MR is in the logic high state, RESET goes to a high impedance state after a 120ms delay. To monitor V_OUT1, the PG1 output pin can be connected to MR. To monitor V_OUT2, the PG2 output pin can be connected to MR.

The device has an undervoltage lockout UVLO circuit that prevents the internal regulators from turning on until V_IN1 reaches 2.5V.