DIX4192
- Digital Audio Interface Transmitter (DIT)
- Supports Sampling Rates Up to 216 kHz
- Includes Differential Line Driver and CMOS-Buffered Outputs
- Digital Audio Interface Receiver (DIR)
- PLL Lock Range Includes Sampling Rates from 20 kHz to 216 kHz
- Four Differential-Input Line Receivers and an Input Multiplexer
- Bypass Multiplexer Routes Line Receiver Outputs to Line Driver and Buffer Outputs
- Automatic Detection of Non-PCM Audio Streams (DTS CD/LD and IEC 61937 formats)
- Audio CD Q-Channel Sub-Code Decoding and Data Buffer
- Low Jitter Recovered Clock Output
- User-Selectable Serial Host Interface: SPI™ or I2C
- Provides Access to On-Chip Registers and Data Buffers
- Status Registers and Interrupt Generation for Flag and Error Conditions
- Block-Sized Data Buffers for Both Channel Status and User Data
- Two Audio Serial Ports (Ports A and B)
- Synchronous Serial Interface to External Signal Processors, Data Converters, and Logic
- Slave or Master Mode Operation With Sampling Rates Up to 216 kHz
- Supports Left-Justified, Right-Justified, and Philips I2S™ Data Formats
- Supports Audio Data Word Lengths Up to 24 Bits
- Four General-Purpose Digital Outputs
- Multifunction Programmable Through Control Registers
- Extensive Power-Down Support
- Functional Blocks May Be Disabled Individually When Not In Use
- Operates From 1.8-V Core and 3.3-V I/O Power Supplies
- Small TQFP-48 Package, Compatible With the SRC4382 and SRC4392
The DIX4192 device is a highly-integrated CMOS device designed for use in professional and broadcast digital audio systems. The DIX4192 combines a digital audio interface receiver (DIR) and transmitter (DIT), two audio serial ports, and flexible distribution logic for interconnection of the function block data and clocks.
The DIR and DIT are compatible with the AES3, S/PDIF, IEC 60958, and EIAJ CP-1201 interface standards. The audio serial ports and DIT may be operated at sampling rates up to 216 kHz. The DIR lock range includes sampling rates from 20 kHz to 216 kHz.
The DIX4192 device is configured using on-chip control registers and data buffers, which are accessed through either a 4-wire serial peripheral interface (SPI) port, or a 2-wire Philips I2C bus interface. Status registers provide access to a variety of flag and error bits, which are derived from the various function blocks. An open-drain interrupt output pin is provided, and is supported by flexible interrupt reporting and mask options through control register settings. A master reset input pin is provided for initialization by a host processor or supervisory functions.
The DIX4192 device requires a 1.8-V core logic supply, in addition to a 3.3-V supply for powering portions of the DIR, DIT, and line driver and receiver functions. A separate logic I/O supply supports operation from 1.65 V to 3.6 V, providing compatibility with low voltage logic interfaces typically found on digital signal processors and programmable logic devices. The DIX4192 device is available in a lead-free, TQFP-48 package, and is pin- and register-compatible with the Texas Instruments SRC4382 and SRC4392 products.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | DIX4192 Integrated Digital Audio Interface Receiver and Transmitter datasheet (Rev. F) | PDF | HTML | 2016年 9月 19日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
DIX4192EVM-PDK — DIX4192 評估模組 (EVM) 和 USB 主機板
DIX4192EVM-PDK 提供的模組化解決方案可評估德州儀器 DIX4192 裝置的功能與性能。PDK 包含主機板 (DAIMB) 和子板 (DIX4192EVM)。子板和主機板共同構成了模組化平台，可用於評估 TI DIX4192 積體電路的功能與性能。隨附於 PDK 的應用軟體可寫入和讀取 DIX4192 裝置內部的暫存器和資料緩衝器。該軟體使用 DAIMB 的 USB 從屬介面與 DIX4192 裝置通訊。
TAS5634EVM — TAS5634 300W 立體聲道/600W 單聲道 HD 數位輸入、58V D 類放大器功率級評估模組
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TQFP (PFB) | 48 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。