ISO6040
-
Functional Safety-Capable (Planned)
- Documentation available to aid IEC 61508 system design
- Supports High Bandwidth and Clock Sensitive Applications
- Up to 200Mbps data rate
- Low Propagation Delay: 9ns maximum at 5V, 10ns maximum at 3.3V
- SPI up to: 27.75MHz at 5V, 25MHz at 3.3V
- Low Pulse Width Distortion: 1.2ns maximum at 5V, 1.2ns maximum at 3.3V
- Low Jitter: 7ps (RMS) typical supports low impact to ADC and DAC SNR for the sample clock signal
- Low Channel to Channel Skew: 1.2ns maximum at 5V, 1.2ns maximum at 3.3V
- Low Part to Part Skew: 3ns maximum at 5V, 3ns maximum at 3.3V
- Supports High Channel Density Applications:
- Low Power: 0.635mA maximum per channel at 1Mbps and 3.3V
- Small Footprint Packages: SSOP (DBQ-16) , Wide-SSOP (DFP-16)
- Robust SiO2 isolation barrier:
- High lifetime at up to 1061VRMS and 1500VDC working voltage
- Wide temperature range: –40°C to 125°C
- Up to 5000VRMS isolation rating
- Up to 10.4kV surge capability
- Up to ±175kV/µs typical CMTI
- Supply range: 1.71V to 5.5V
- Overvoltage tolerant inputs
- Default output high (ISO604xH) and low (ISO604xL) options
- Robust electromagnetic compatibility (EMC)
- System-level ESD, EFT, and surge immunity
- Low emissions
- Safety-Related Certifications (Planned):
- DIN EN IEC 60747-17 (VDE 0884-17)
- UL 1577 and CSA CAS Notice No. 5A
- IEC 62368-1, IEC 61010-1 and GB 4943.1 certifications
沒有此產品的詳細資訊。
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 6
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | ISO604x Low Power and Low Propagation Delay, Reinforced, 4 -Channel Digital Isolator With 0.635mA / ch , 200Mbps , 9ns tPD , 7ps (RMS) jitter and 1.8V Logic Support datasheet (Rev. B) | PDF | HTML | 2026/8/13 | ||
| 應用說明 | Magnetic Field Immunity of TI’s Isolation Devices: Meeting Class 5 of IEC 61000-4-8 and IEC 61000-4-9 | PDF | HTML | 2026/9/1 | |||
| 功能安全資訊 | ISO6040 Functional Safety FIT Rate, FMD and Pin FMA | PDF | HTML | 2026/7/17 | |||
| 應用說明 | Small Form Factor Digital Isolator Packages Reduce PCB Size While Maintaining Creepage and Clearance Distances | PDF | HTML | 2026/7/1 | |||
| Product overview | Eliminating Back-Powering in Digital Isolators With Over- Voltage Tolerant Inputs (Rev. B) | PDF | HTML | 2026/6/17 | |||
| Product overview | Protecting Your Digital Isolator Using Overvoltage Tolerant Inputs | PDF | HTML | 2026/1/27 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
DIGI-ISO-EVM — 通用數位隔離器評估模組
DIGI-ISO-EVM 是一款評估模組 (EVM)，可評估任何 TI 單通道、雙通道、三通道、四通道或六通道數位隔離器裝置，並提供五種不同封裝 - 8 接腳窄體 SOIC (D)、8 接腳寬體 SOIC (DWV)、16 接腳寬體 SOIC (DWW)、16 接腳超寬體 SOIC (DWW) 和 16 接腳 (DBQ) 封裝。EVM 具備足夠 Berg 接腳選項，可用於評估具最少外部零組件的裝置。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (DW) | 16 | Ultra Librarian |