LMK01000

現行

產品詳細資料

Number of outputs 8 Additive RMS jitter (typ) (fs) 30 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Output skew (ps) 30 Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVDS, LVPECL Input type LVDS
Number of outputs 8 Additive RMS jitter (typ) (fs) 30 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Output skew (ps) 30 Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVDS, LVPECL Input type LVDS
WQFN (RHS) 48 49 mm² (7 mm × 7 mm)

  • 30 fs additive jitter (100 Hz to 20 MHz)
  • Dual clock inputs
  • Programmable output channels (0 to 1600 MHz)
  • External synchronization
  • Pin compatible family of clocking devices
  • 3.15 to 3.45 V operation
  • Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)
  • Device LVDS Outputs LVPECL Outputs
    LMK01000 3 5
    LMK01010 8 0
    LMK01020 0 8

  • 30 fs additive jitter (100 Hz to 20 MHz)
  • Dual clock inputs
  • Programmable output channels (0 to 1600 MHz)
  • External synchronization
  • Pin compatible family of clocking devices
  • 3.15 to 3.45 V operation
  • Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)
  • Device LVDS Outputs LVPECL Outputs
    LMK01000 3 5
    LMK01010 8 0
    LMK01020 0 8

    The LMK01000 family provides an easy way to divide and distribute high performance clock signals throughout the system. These devices provide best-in-class noise performance and are designed to be pin-to-pin and footprint compatible with LMK03000/LMK02000 family of precision clock conditioners.

    The LMK01000 family features two programmable clock inputs (CLKin0 and CLKin1) that allow the user to dynamically switch between different clock domains.

    Each device features 8 clock outputs with independently programmable dividers and delay adjustments. The outputs of the device can be easily synchronized by an external pin (SYNC*).


    Target Applications

  • High performance Clock Distribution
  • Wireless Infrastructure
  • Medical Imaging
  • Wired Communications
  • Test and Measurement
  • Military / Aerospace

  • The LMK01000 family provides an easy way to divide and distribute high performance clock signals throughout the system. These devices provide best-in-class noise performance and are designed to be pin-to-pin and footprint compatible with LMK03000/LMK02000 family of precision clock conditioners.

    The LMK01000 family features two programmable clock inputs (CLKin0 and CLKin1) that allow the user to dynamically switch between different clock domains.

    Each device features 8 clock outputs with independently programmable dividers and delay adjustments. The outputs of the device can be easily synchronized by an external pin (SYNC*).


    Target Applications

  • High performance Clock Distribution
  • Wireless Infrastructure
  • Medical Imaging
  • Wired Communications
  • Test and Measurement
  • Military / Aerospace

  • 下載 觀看有字幕稿的影片 影片

    您可能會感興趣的類似產品

    open-in-new 比較替代產品
    功能相似於所比較的產品。
    CDCM1804 現行 1:3 LVPECL 時鐘緩衝器和 LVCMOS 輸出及可編程分頻器 1:4 LVPECL buffer divider

    技術文件

    找不到結果。請清除您的搜尋條件,然後再試一次。
    檢視所有 4
    重要文件 類型 標題 格式選項 下載最新的英文版本 日期
    * 資料表 Fam LMK01000 Fam 1.6GHz HPer Clk Buffer, Divider and Distributor datasheet (Rev. G) 2009/10/15
    應用說明 Phase Synchronization with Multiple Devices and Frequencies (Rev. A) 2013/4/26
    應用說明 AN-1821 CPRI Repeater System (Rev. A) 2013/4/26
    設計指南 Clock Conditioner Owner's Manual 2006/11/10

    設計與開發

    如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

    開發板

    LMK01000EVAL — 1.6 GHz 低雜訊時鐘緩衝器、除法器和分配器

    The LMK01000 Evaluation Kit simplifies evaluation of the LMK01000 1.6 GHz High Performance Clock Buffer, Divider, and Distributor. The package consists of an Evaluation Board, Evaluation Board Instructions, and a cable for programming the device through a PC parallel port. CodeLoader 4 is the (...)

    使用指南: PDF
    支援產品和硬體
    有庫存
    限制:
    ??asset.out-of-stock-ti_zh_TW??
    無法提供
    軟體程式設計工具

    CODELOADER — CodeLoader Device Register Programming v4.19.0

    The CodeLoader 4 software is used to program the LMX PLLs and LMK timing devices through either the USB or line print terminal (LPT) port of a computer. This software also provides information on how to program the device by showing the bits that are actually sent.

    Which software do I use?

    Product

    (...)

    支援產品和硬體
    支援軟體

    CLOCKDESIGNTOOL — Clock Design Tool Software

    時脈設計工具軟體可協助進行零件選擇、迴路濾波器設計,以及計時裝置解決方案模擬。當您輸入所需的輸出頻率和參考頻率 (選用) 時,此工具可提供符合指定需求、分頻器值和建議迴路濾波器的 TI 裝置,以將抖動降到最低。

    CLOCKDESIGNTOOL 教學影片

    我應該使用哪個軟體?

    產品

    迴路濾波器和裝置配置 + 模擬

    模擬工具

    裝置暫存器程式化

    LMX24xx PLL 系列

    EasyPLL

    時脈系統架構

    CodeLoader

    LMX25xx PLL+VCO 系列

    時脈設計工具

    LMK 抖動清除器及分配器

    支援產品和硬體
    支援軟體

    TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices

    德州儀器 (TI) 的時鐘及合成器 (TICS) 專業級軟體用於編程具有以下前置字元的產品編號的評估模組 (EVM):CDC、LMK 和 LMX。這些產品包括鎖相迴路及電壓控制振盪器 (PLL+VCO)、合成器和時鐘裝置。

    支援產品和硬體
    模擬型號

    LMK01000 IBIS Model (Rev. A)

    SNAM019A.ZIP (31 KB) - IBIS 模型
    支援產品和硬體
    設計工具

    CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

    時鐘樹架構是一款時鐘樹合成工具,可根據您的系統需求產生時鐘樹解決方案,進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料,產生系統級多晶片計時解決方案。

    支援產品和硬體
    封裝 針腳 CAD 符號、佔位空間與 3D 模型
    WQFN (RHS) 48 Ultra Librarian

    訂購與品質

    建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

    支援與培訓

    內含 TI 工程師技術支援的 TI E2E™ 論壇

    內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

    若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

    影片