產品詳細資料

Number of input channels 2 Number of outputs 6 RMS jitter (fs) 150 Features Loss of signal detection Output frequency (min) (MHz) 0.35 Output frequency (max) (MHz) 1570 Output type LVCMOS, LVDS, LVPECL Input type LVCMOS, LVDS, LVPECL Supply voltage (min) (V) 3.15 Supply voltage (max) (V) 3.45 Operating temperature range (°C) -40 to 85
Number of input channels 2 Number of outputs 6 RMS jitter (fs) 150 Features Loss of signal detection Output frequency (min) (MHz) 0.35 Output frequency (max) (MHz) 1570 Output type LVCMOS, LVDS, LVPECL Input type LVCMOS, LVDS, LVPECL Supply voltage (min) (V) 3.15 Supply voltage (max) (V) 3.45 Operating temperature range (°C) -40 to 85
WQFN (RHS) 48 49 mm² 7 x 7
  • Cascaded PLLatinum PLL Architecture
    • PLL1Redundant Reference Inputs Loss of Signal
      DetectionAutomatic and Manual Selection of
      Reference Clock Input
    • PLL2Phase Detector Rate up to 100 MHzInput
      Frequency-DoublerIntegrated VCO
  • Outputs
    • LVPECL/2VPECL, LVDS, and
      LVCMOS Formats
    • Support Clock Rates up to 1080 MHz
    • Five Dedicated Channel Divider Blocks
    • Common Output Frequencies Supported:
      30.72 MHz, 61.44 MHz, 62.5 MHz,
      74.25 MHz, 75 MHz, 77.76 MHz, 100 MHz,
      106.25 MHz, 125 MHz, 122.88 MHz,
      150 MHz, 155.52 MHz, 156.25 MHz, 159.375 MHz,
      187.5 MHz, 200 MHz,
      212.5 MHz, 245.76 MHz, 250 MHz, 311.04 MHz,
      312.5 MHz, 368.64 MHz,
      491.52 MHz, 622.08 MHz, 625 MHz, 983.04 MHz
  • MICROWIRE (SPI) Programming Interface
  • Industrial Temperature Range: –40 to 85 °C
  • 3.15 V to 3.45 V Operation
  • Package: 48 Pin WQFN (7.0 × 7.0 × 0.8 mm)
  • Cascaded PLLatinum PLL Architecture
    • PLL1Redundant Reference Inputs Loss of Signal
      DetectionAutomatic and Manual Selection of
      Reference Clock Input
    • PLL2Phase Detector Rate up to 100 MHzInput
      Frequency-DoublerIntegrated VCO
  • Outputs
    • LVPECL/2VPECL, LVDS, and
      LVCMOS Formats
    • Support Clock Rates up to 1080 MHz
    • Five Dedicated Channel Divider Blocks
    • Common Output Frequencies Supported:
      30.72 MHz, 61.44 MHz, 62.5 MHz,
      74.25 MHz, 75 MHz, 77.76 MHz, 100 MHz,
      106.25 MHz, 125 MHz, 122.88 MHz,
      150 MHz, 155.52 MHz, 156.25 MHz, 159.375 MHz,
      187.5 MHz, 200 MHz,
      212.5 MHz, 245.76 MHz, 250 MHz, 311.04 MHz,
      312.5 MHz, 368.64 MHz,
      491.52 MHz, 622.08 MHz, 625 MHz, 983.04 MHz
  • MICROWIRE (SPI) Programming Interface
  • Industrial Temperature Range: –40 to 85 °C
  • 3.15 V to 3.45 V Operation
  • Package: 48 Pin WQFN (7.0 × 7.0 × 0.8 mm)

The LMK04100 family of precision clock conditioners provides jitter cleaning, clock multiplication and distribution without the need for high-performance VCXO modules.

When connected to a recovered system reference clock and a VCXO, the device generates 5 low jitter clocks in LVCMOS, LVDS, or LVPECL formats.

The LMK04100 family of precision clock conditioners provides jitter cleaning, clock multiplication and distribution without the need for high-performance VCXO modules.

When connected to a recovered system reference clock and a VCXO, the device generates 5 low jitter clocks in LVCMOS, LVDS, or LVPECL formats.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 日期
* Data sheet LMK04100 Family Clock Jitter Cleaner with Cascaded PLLs datasheet (Rev. B) 2013年 2月 17日
Application note AN-1910 LMK04000 Family Phase Noise Characterization (Rev. A) 2013年 4月 26日
Application note AN-1939 Crystal Based Oscillator Design with the LMK04000 Family (Rev. A) 2013年 4月 26日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

軟體程式設計工具

CODELOADER CodeLoader Device Register Programming v4.19.0

The CodeLoader 4 software is used to program the LMX PLLs and LMK timing devices through either the USB or line print terminal (LPT) port of a computer. This software also provides information on how to program the device by showing the bits that are actually sent.

Which software do I use?

Product

(...)

支援產品和硬體

支援產品和硬體

支援軟體

CLOCKDESIGNTOOL Clock Design Tool Software

The Clock Design Tool software helps with part selection, loop filter design and simulation of timing device solutions. When you enter desired output frequencies and a reference frequency (optional), the tool provides TI devices to meet the specified requirements, divider values and a recommended (...)

支援產品和硬體

支援產品和硬體

支援軟體

TICSPRO-SW TICS Pro GUI and Live Programming Tool for Clocking Devices

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.

支援產品和硬體

支援產品和硬體

下載選項
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

時鐘樹架構是一款時鐘樹合成工具,可根據您的系統需求產生時鐘樹解決方案,進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料,產生系統級多晶片計時解決方案。
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RHS) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片