SN74LV4T125
- Single-Supply Voltage Translator at 5.0-V, 3.3-V, 2.5-V, and 1.8-V VCC
- Operating Range of 1.8 V to 5.5 V
- Up Translation
- 1.2 V(1) to 1.8 V at 1.8-V VCC
- 1.5 V(1) to 2.5 V at 2.5-V VCC
- 1.8 V(1) to 3.3 V at 3.3-V VCC
- 3.3 V to 5.0 V at 5.0-V VCC
- Down Translation
- 3.3 V to 1.8 V at 1.8-V VCC
- 3.3 V to 2.5 V at 2.5-V VCC
- 5.0 V to 3.3 V at 3.3-V VCC
- Logic Output is Referenced to VCC
- Characterized up to 50 MHz at 3.3-V VCC
- 5.5 V Tolerance on Input Pins
- –40°C to 125°C Operating Temperature Range
- Pb-Free Packages Available: SC-70 (RGY)
- 3.5 × 3.5 × 1 mm
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Supports Standard Logic Pinouts
- Ioff Support Partial-Power-Down Mode Operation
- CMOS Output B Compatible with AUP125, LVC125 (1)
(1)Refer the VIH/VIL and output drive for lower VCC condition.
SN74LV4T125 is a low-voltage CMOS buffer gate that operates at a wider voltage range for portable, telecom, industrial, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.
The input is designed with a lower threshold circuit to match 1.8-V input logic at VCC = 3.3 V and can be used in 1.8 V to 3.3 V level-up translation. In addition, the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V output at VCC = 2.5 V). The wide VCC range of 1.8 V to 5.5 V allows the generation of desired output levels to connect to controllers or processors.
The SN74LV4T125 device is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.
您可能會感興趣的類似產品
功能相同，但針腳輸出與所比較的裝置不同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74LV4T125 Single Power Supply Quadruple Buffer Translator GATE With 3-State Output CMOS Logic Level Shifter datasheet (Rev. C) | PDF | HTML | 2022/6/14 | ||
| 選擇指南 | Logic Guide (Rev. AC) | PDF | HTML | 2025/11/13 | |||
| 應用說明 | Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators | PDF | HTML | 2024/10/2 | |||
| 應用說明 | Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators | PDF | HTML | 2024/7/12 | |||
| 應用說明 | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024/7/3 | |||
| Application brief | Enabling Modular PLC System Designs with Single-Supply Level Translation | PDF | HTML | 2024/4/16 | |||
| 選擇指南 | Voltage Translation Buying Guide (Rev. A) | 2021/4/15 | ||||
| 應用說明 | Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) | 2015/4/30 | ||||
| 應用說明 | Selecting the Right Level Translation Solution (Rev. A) | 2004/6/22 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組
14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。
14-24-NL-LOGIC-EVM — 適用於 14 針腳至 24 針腳無引線封裝的邏輯產品通用評估模組
14-24-NL-LOGIC-EVM 是一款靈活的評估模組 (EVM)，設計用於支援任何具有 14 針腳至 24 針腳 BQA、BQB、RGY、RSV、RJW 或 RHL 封裝的邏輯或轉換裝置。
TIDA-01370 — 帶有用於失速偵測的編碼器的閉合迴路步進馬達參考設計
TIDA-01373 — EEPROM 編程工具參考設計
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGY) | 14 | Ultra Librarian |
| TSSOP (PW) | 14 | Ultra Librarian |