TPS53124
- High Efficiency, Low-Power Consumption
- D-Cap Mode Enables Fast Transient Response
- High Initial Reference Accuracy
- Low Output Ripple
- Wide Input Voltage Range: 4.5 V to 24 V
- Output Voltage Range: 0.76 V to 5.5 V
- Low-Side RDS(on) Loss-less Current Sensing
- Adaptive Gate Drivers with Integrated Boost Diode
- Internal 1.2-ms Voltage-Servo Soft Start
- Built-In 5-V Linear Regulator
The TPS53124 is a dual, Adaptive on-time DCAP mode synchronous controller. The part enables system designers to cost effectively complete the suite of digital TV power bus regulators with the absolute lowest external component count and lowest standby consumption. The main control loop for the TPS53124 uses the D-CAP™ mode that optimized for low ESR output capacitors such as POSCAP or SP-CAP promises fast transient response with no external compensation. The part provides a convenient and efficient operation with conversion voltages from 4.5 V to 24 V and output voltage from 0.76 V to 5.5 V.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | TPS53124 Dual Synchronous Step-Down Controller For Low-Voltage Power Rails datasheet (Rev. C) | PDF | HTML | 2014/4/16 | ||
| 選擇指南 | Power Management Guide 2018 (Rev. R) | 2018/6/25 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
TPS53124EVM — TPS53124EVM 高效率、雙同步降壓控制器評估模組
The TPS53124EVM evaluation module is a high efficiency, dual synchronous buck converterproviding 1.05 V at 4 A and 1.8 V at 4 A from 5 V to 22 V input. The TPS53124 is a dual, adaptive on-time D-CAP™ mode synchronous buck controller. TPS53124 enables system designers to cost effectively complete (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGE) | 24 | Ultra Librarian |
| TSSOP (PW) | 28 | Ultra Librarian |