This reference design demonstrates how to implement and interface Non Volatile Memory and SDRAM to the performance microcontroller TM4C1294NCPDT in TM4C product family. The implementation is made possible by using the EPI Interface of the Microcontroller to interface a 256Mbit SDRAM at 60MHz and QSSI Interface at 60MHz for Non Volatile Memory's like SD Card and Quad Serial Flash which allows developers to expand code and data space above the maximum Internal Memory of the TM4C1294 microcontroller.
下載立即可用的系統檔案以加速您的設計流程。
設計元件、參考指示項與製造商/零件編號的完整清單
設計與潛在替代方案中包括 TI 產品。
The TM4C1294 Connected LaunchPad Evaluation Kit is a low-cost development platform for ARM® Cortex-M4F-based microcontrollers. The Connected LaunchPad design highlights the TM4C1294NCPDT MCU with its on-chip 10/100 Ethernet MAC and PHY, USB 2.0, hibernation module, motion control pulse-width (...)
| 類型 | 標題 | 下載最新的英文版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 設計指南 | Execute From SDRAM With Code Storage in NVM Design Guide (Rev. A) | 2019/2/2 |