DS90LT012A

Name: DS90LT012A
Brand: TI
SKU: DS90LT012A
Price: 0.37 USD

AKTIV

LVDS-CMOS-Einzel-Differenzleitungsempfänger, 3 V

Jetzt bestellen

Datenblatt

document-pdfAcrobat DS90LV012A / DS90LT012A 3V LVDS Single CMOS Differential Line Receiver datasheet (Rev. D) (Englisch)

DS90LT012A

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Function

Receiver

Protocols

BLVDS, LVDS, LVPECL

Number of transmitters

0

Number of receivers

1

Supply voltage (V)

3.3

Signaling rate (MBits)

400

Input signal

BLVDS, LVDS, LVPECL

Output signal

LVCMOS, LVTTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Receiver

Protocols

BLVDS, LVDS, LVPECL

Number of transmitters

0

Number of receivers

1

Supply voltage (V)

3.3

Signaling rate (MBits)

400

Input signal

BLVDS, LVDS, LVPECL

Output signal

LVCMOS, LVTTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

SOT-23 (DBV)

5

8.12 mm² 2.9 x 2.8

Compatible with ANSI TIA/EIA-644-A Standard
>400 Mbps (200 MHz) switching rates
100 ps differential skew (typical)
3.5 ns maximum propagation delay
Integrated line termination resistor (102Ω typical)
Single 3.3V power supply design (2.7V to 3.6V range)
Power down high impedance on LVDS inputs
Accepts small swing (350 mV typical) differential signal levels
LVDS receiver inputs accept LVDS/BLVDS/LVPECL inputs
Supports open, short and terminated input fail-safe
Pinout simplifies PCB layout
Low Power Dissipation (10mW typical@ 3.3V static)
SOT-23 5-lead package
Leadless WSON-8 package (3x3 mm body size)
Electrically similar to the DS90LV018A
Fabricated with advanced CMOS process technology
Industrial temperature operating range (−40°C to +85°C)

All trademarks are the property of their respective owners.

Compatible with ANSI TIA/EIA-644-A Standard
>400 Mbps (200 MHz) switching rates
100 ps differential skew (typical)
3.5 ns maximum propagation delay
Integrated line termination resistor (102Ω typical)
Single 3.3V power supply design (2.7V to 3.6V range)
Power down high impedance on LVDS inputs
Accepts small swing (350 mV typical) differential signal levels
LVDS receiver inputs accept LVDS/BLVDS/LVPECL inputs
Supports open, short and terminated input fail-safe
Pinout simplifies PCB layout
Low Power Dissipation (10mW typical@ 3.3V static)
SOT-23 5-lead package
Leadless WSON-8 package (3x3 mm body size)
Electrically similar to the DS90LV018A
Fabricated with advanced CMOS process technology
Industrial temperature operating range (−40°C to +85°C)

All trademarks are the property of their respective owners.

The DS90LV012A and DS90LT012A are single CMOS differential line receivers designed for applications requiring ultra low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Swing (LVDS) technology

The DS90LV012A and DS90LT012A accept low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receivers also support open, shorted, and terminated (100Ω) input fail-safe. The receiver output will be HIGH for all fail-safe conditions. The DS90LV012A has a pinout designed for easy PCB layout. The DS90LT012A includes an input line termination resistor for point-to-point applications.

The DS90LV012A and DS90LT012A, and companion LVDS line driver provide a new alternative to high power PECL/ECL devices for high speed interface applications.

The DS90LV012A and DS90LT012A are single CMOS differential line receivers designed for applications requiring ultra low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Swing (LVDS) technology

The DS90LV012A and DS90LT012A accept low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receivers also support open, shorted, and terminated (100Ω) input fail-safe. The receiver output will be HIGH for all fail-safe conditions. The DS90LV012A has a pinout designed for easy PCB layout. The DS90LT012A includes an input line termination resistor for point-to-point applications.

The DS90LV012A and DS90LT012A, and companion LVDS line driver provide a new alternative to high power PECL/ECL devices for high speed interface applications.

open-in-new

Andere LVDS-, M-LVDS- und PECL-ICs suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 8

	Typ	Titel	Datum
*	Data sheet	DS90LV012A / DS90LT012A 3V LVDS Single CMOS Differential Line Receiver datasheet (Rev. D)	17 Apr 2013
	Application note	Applications of Low-Voltage Differential Signaling (LVDS) in LED Walls	29 Okt 2020
	Application note	Applications of Low-Voltage Differential Signaling (LVDS) in Ultrasound Scanners	29 Jun 2019
	Application brief	How Far, How Fast Can You Operate LVDS Drivers and Receivers?	03 Aug 2018
	Application brief	How to Terminate LVDS Connections with DC and AC Coupling	16 Mai 2018
	Application note	AN-1821 CPRI Repeater System (Rev. A)	26 Apr 2013
	White paper	Eye Opening Enhancements extend the reach of high-speed Interfaces	01 Okt 2002
	Application note	An Overview of LVDS Technology	05 Okt 1998

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

DS90LV047-48AEVM — DS90LV047-48AEVM-Evaluierungsmodul

The DS90LV047-48AEVM is an evaluation module (EVM) designed for performance and functional evaluation of Texas Instruments' DS90LV047A 3-V LVDS quad CMOS differential line driver and DS90LV048A 3-V LVDS CMOS differential line receiver. With this kit, users can quickly evaluate the output (...)

Benutzerhandbuch: PDF

Nicht verfügbar auf TI.com

Simulationsmodell

DS90LT012A IBIS Model

SNLM044.ZIP (11 KB) - IBIS Model

Herunterladen

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)

Anfordern

Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

Benutzerhandbuch: PDF

Optionen anzeigen

Gehäuse	Pins	Herunterladen
SOT-23 (DBV)	5	Optionen anzeigen

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

DS90LT012A

LVDS-CMOS-Einzel-Differenzleitungsempfänger, 3 V

DS90LT012A

Produktdetails

Ähnliche Produkte, die für Sie interessant sein könnten

Drop-In-Ersatz mit verbesserter Funktionalität im Gegensatz zum verglichenen Baustein

Gleiche Funktionalität, gleiche Pinbelegung wie verglichener Baustein

Technische Dokumentation

Design und Entwicklung

DS90LV047-48AEVM — DS90LV047-48AEVM-Evaluierungsmodul

DS90LT012A IBIS Model

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos