Startseite Schnittstelle Andere Schnittstellen
Startseite
Schnittstelle
Andere Schnittstellen

DS92LV0411

AKTIV

Serializer für Channel-Link II, LVDS, 5−50 MHz, mit LVDS-Parallelschnittstelle

Jetzt bestellen
Datenblatt

DS92LV0411

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (NJK) 36 36 mm² 6 x 6
  • 5-Channel (4 data + 1 clock) Channel Link LVDS Parallel Interface Supports 24-bit Data
    3-bit Control at 5 – 50 MHz
  • AC Coupled STP Interconnect up to 10 Meters in Length
  • Integrated Serial CML Terminations
  • AT–SPEED BIST Mode and Status Pin
  • Optional I2C Compatible Serial Control Bus
  • Power Down Mode Minimizes Power Dissipation
  • 1.8V or 3.3V Compatible Control Pin Interface
  • >8 kV ESD (HBM) Protection
  • -40° to +85°C Temperature Range

    • SERIALIZER – DS92LV0411

  • Data Scrambler for Reduced EMI
  • DC–Balance Encoder for AC Coupling
  • Selectable Output VOD and Adjustable De-Emphasis

    • DESERIALIZER – DS92LV0412

  • Random Data Lock; No Reference Clock Required
  • Adjustable Input Receiver Equalization
  • EMI Minimization on Output Parallel Bus (Spread Spectrum Clock Generation and LVDS VOD Select)

All trademarks are the property of their respective owners.

  • 5-Channel (4 data + 1 clock) Channel Link LVDS Parallel Interface Supports 24-bit Data
    3-bit Control at 5 – 50 MHz
  • AC Coupled STP Interconnect up to 10 Meters in Length
  • Integrated Serial CML Terminations
  • AT–SPEED BIST Mode and Status Pin
  • Optional I2C Compatible Serial Control Bus
  • Power Down Mode Minimizes Power Dissipation
  • 1.8V or 3.3V Compatible Control Pin Interface
  • >8 kV ESD (HBM) Protection
  • -40° to +85°C Temperature Range

    • SERIALIZER – DS92LV0411

  • Data Scrambler for Reduced EMI
  • DC–Balance Encoder for AC Coupling
  • Selectable Output VOD and Adjustable De-Emphasis

    • DESERIALIZER – DS92LV0412

  • Random Data Lock; No Reference Clock Required
  • Adjustable Input Receiver Equalization
  • EMI Minimization on Output Parallel Bus (Spread Spectrum Clock Generation and LVDS VOD Select)

All trademarks are the property of their respective owners.

The DS92LV0411 (serializer) and DS92LV0412 (deserializer) chipset translates a Channel Link LVDS video interface (4 LVDS Data + LVDS Clock) into a high-speed serialized interface over a single CML pair.

The DS92LV0411/DS92LV0412 enables applications that currently use the popular Channel Link or Channel Link style devices to seamlessly upgrade to an embedded clock interface to reduce interconnect cost or ease design challenges. The parallel LVDS interface also reduces FPGA I/O pins, board trace count and alleviates EMI issues, when compared to traditional single-ended wide bus interfaces.

Programmable transmit de-emphasis, receive equalization, on-chip scrambling and DC balancing enables longer distance transmission over lossy cables and backplanes. The Deserializer automatically locks to incoming data without an external reference clock or special sync patterns, providing easy “plug-and-go” operation.

The DS92LV0411 and DS92LV0412 are programmable though an I2C interface as well as by pins. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.

The DS92LV0411 and DS92LV0412 can be used interchangeably with the DS92LV2411 or DS92LV2412. This allows designers the flexibility to connect to the host device and receiving devices with different interface types, LVDS or LVCMOS.

The DS92LV0411 (serializer) and DS92LV0412 (deserializer) chipset translates a Channel Link LVDS video interface (4 LVDS Data + LVDS Clock) into a high-speed serialized interface over a single CML pair.

The DS92LV0411/DS92LV0412 enables applications that currently use the popular Channel Link or Channel Link style devices to seamlessly upgrade to an embedded clock interface to reduce interconnect cost or ease design challenges. The parallel LVDS interface also reduces FPGA I/O pins, board trace count and alleviates EMI issues, when compared to traditional single-ended wide bus interfaces.

Programmable transmit de-emphasis, receive equalization, on-chip scrambling and DC balancing enables longer distance transmission over lossy cables and backplanes. The Deserializer automatically locks to incoming data without an external reference clock or special sync patterns, providing easy “plug-and-go” operation.

The DS92LV0411 and DS92LV0412 are programmable though an I2C interface as well as by pins. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.

The DS92LV0411 and DS92LV0412 can be used interchangeably with the DS92LV2411 or DS92LV2412. This allows designers the flexibility to connect to the host device and receiving devices with different interface types, LVDS or LVCMOS.
open-in-new Andere Andere Schnittstellen suchen
Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 5
Typ Titel Datum
* Data sheet DS92LV0411/12 5 - 50MHz Ch Link II SER/DES with LVDS Parallel Interface datasheet (Rev. B) 16 Apr 2013
Application note High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 09 Nov 2018
Application note DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) 29 Apr 2013
User guide LV04EVK01 Channel Link to Channel Link II Converter Evaluation Kit 01 Feb 2012
Design guide Channel Link II Design Guide 21 Jan 2011

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

LV04EVK01 — LV04EVK01-Evaluierungskit

The LV04EVK01 is an evaluation kit designed to demonstrate performance and capabilities of the DS92LV0421 and DS92LV0422 Channel Link II Serializer/Deserializer chipset.

The DS92LV0421 serializer board accepts LVDS input signals and provides a single serialized Channel Link II CML data pair as an (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Simulationsmodell

DS92LV0411 IBIS Model

SNLM128.ZIP (59 KB) - IBIS Model
Herunterladen
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Anfordern
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Optionen anzeigen
Gehäuse Pins Herunterladen
WQFN (NJK) 36 Optionen anzeigen
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos