TXB0108

AKTIV

Bidirektionaler Spannungspegelumsetzer, 8 Bit, automatische Richtungserkennung und ESD-Schutz bis +/

Produktdetails

Technology family TXB Applications GPIO Bits (#) 8 Data rate (max) (Mbps) 100 High input voltage (min) (V) 0.78 High input voltage (max) (V) 5.5 Vout (min) (V) 1.2 Vout (max) (V) 5.5 IOH (max) (mA) -0.02 IOL (max) (mA) 0.02 Supply current (max) (µA) 10 Features Edge rate accelerator, Integrated pullup resistors, Output enable, Partial power down (Ioff), Vcc isolation Input type Standard CMOS Output type 3-State, CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 85
Technology family TXB Applications GPIO Bits (#) 8 Data rate (max) (Mbps) 100 High input voltage (min) (V) 0.78 High input voltage (max) (V) 5.5 Vout (min) (V) 1.2 Vout (max) (V) 5.5 IOH (max) (mA) -0.02 IOL (max) (mA) 0.02 Supply current (max) (µA) 10 Features Edge rate accelerator, Integrated pullup resistors, Output enable, Partial power down (Ioff), Vcc isolation Input type Standard CMOS Output type 3-State, CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 85
DSBGA (YZP) 20 6.1875 mm² 2.25 x 2.75 NFBGA (NME) 20 7.5 mm² 2.5 x 3 TSSOP (PW) 20 41.6 mm² 6.5 x 6.4 USON (DQS) 20 8 mm² 4 x 2 VQFN (RGY) 20 15.75 mm² 4.5 x 3.5
  • 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port (VCCA ≤ VCCB)
  • VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs Are in the High-Impedance State
  • OE Input Circuit Referenced to VCCA
  • Low Power Consumption, 4-µA Max ICC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • A Port
      • 2000-V Human-Body Model (A114-B)
      • 1000-V Charged-Device Model (C101)
    • B Port
      • ±15-kV Human-Body Model (A114-B)
      • ±8-kV Human-Body Model (A114-B) (YZP Package Only)
      • 1000-V Charged-Device Model (C101)
  • 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port (VCCA ≤ VCCB)
  • VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs Are in the High-Impedance State
  • OE Input Circuit Referenced to VCCA
  • Low Power Consumption, 4-µA Max ICC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • A Port
      • 2000-V Human-Body Model (A114-B)
      • 1000-V Charged-Device Model (C101)
    • B Port
      • ±15-kV Human-Body Model (A114-B)
      • ±8-kV Human-Body Model (A114-B) (YZP Package Only)
      • 1000-V Charged-Device Model (C101)

This 8-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. VCCA should not exceed VCCB.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0108 is designed so that the OE input circuit is supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power-up or power-down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

This 8-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. VCCA should not exceed VCCB.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0108 is designed so that the OE input circuit is supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power-up or power-down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Gleiche Funktionalität, andere Pinbelegung als verglichener Baustein
TXB0104 AKTIV Bidirektionaler Spannungspegelumsetzer, 4 Bit, automatische Richtungserkennung und ESD-Schutz bis +/ Same function for 4-channel voltage translator

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 10
Typ Titel Datum
* Data sheet TXB0108 8-Bit Bidirectional Voltage-Level Translator with Auto-Direction Sensing and ±15-kV ESD Protection datasheet (Rev. H) PDF | HTML 25 Aug 2020
Application note Leveraging Edge Rate Accelerators with Auto-Sensing Level Shifters PDF | HTML 29 Sep 2023
Application brief Future-Proofing Your Level Shifter Design with TI's Dual Footprint Packages PDF | HTML 05 Sep 2023
Application note Do’s and Don’ts for TXB and TXS Voltage Level-Shifters with Edge Rate Accelerato PDF | HTML 28 Jun 2023
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Application note Effects of pullup and pulldown resistors on TXS and TXB devices (Rev. A) 28 Mär 2018
Application note Factors Affecting VOL for TXS and LSF Auto-bidirectional Translation Devices 19 Nov 2017
Application note Biasing Requirements for TXS, TXB, and LSF Auto-Bidirectional Translators 30 Okt 2017
Application note A Guide to Voltage Translation With TXS-Type Translators 29 Jun 2010
Application note A Guide to Voltage Translation With TXB-Type Translators 03 Mär 2010

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

14-24-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14-polige bis 24-polige D-, DB-, DGV-, DW-, DYY-, NS-

Das 14-24-LOGIC-EVM-Evaluierungsmodul (EVM) ist für die Unterstützung aller Logikgeräte konzipiert, die sich in einem 14-Pin- bis 24-Pin-D-, DW-, DB-, NS-, PW-, DYY- oder DGV-Gehäuse befinden.

Benutzerhandbuch: PDF | HTML
Evaluierungsplatine

14-24-NL-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14- bis 24-polige bleifreie Gehäuse

14-24-NL-LOGIC-EVM ist ein flexibles Evaluierungsmodul (EVM), das alle Logik- oder Übersetzungsbausteine mit einem 14- bis 24-poligen BQA-, BQB-, RGY-, RSV-, RJW- oder RHL-Gehäuse unterstützt.

Benutzerhandbuch: PDF | HTML
Evaluierungsplatine

LP-AM263 — AM263x LaunchPad

LP-AM263 ist eine kostenoptimierte Entwicklungsplatine für Sitara&Trade; Hochleistungs-Mikrocontroller (MCUs) der Serie AM263x. Diese Platine eignet sich ideal für die Erstevaluierung und das Prototyping, da sie eine standardisierte und einfach zu handhabende Plattform für die Entwicklung Ihrer (...)

Benutzerhandbuch: PDF | HTML
Evaluierungsplatine

TXB-EVM — 1 bis 8-Bit TXB-Übersetzerfamilie – Evaluierungsmodul

This EVM is designed to support the TXB auto bidirectional families for single, dual, four and eight channel devices. The TXB devices belong to the auto bidirectional translation family with an operating voltage designed to level translation between 1.2V and 5.5 V.
Benutzerhandbuch: PDF | HTML
Simulationsmodell

HSPICE Model for TXB0108 (Rev. A)

SCEJ242A.ZIP (101 KB) - HSpice Model
Simulationsmodell

TXB0108 IBIS Model (Rev. G)

SCEM518G.ZIP (205 KB) - IBIS Model
Referenzdesigns

TIDA-060043 — 56G Retimer MCB QSFP-DD-Referenzdesign

Dieses Referenzdesign demonstriert, wie der 56G PAM-4-retimer DS560DF410 zum Ausgleich von Hochgeschwindigkeitssignalen in aktiven Elektrokabelanwendungen verwendet werden kann. Das Design ist eine Modul-Compliance-Platine (MCB), die Signale von einem QSFP-DD-Anschluss durch einen Retimer zu SMA- (...)
Design guide: PDF
Referenzdesigns

TIDA-01435 — Zero-IF-Referenzdesign mit hoher Bandbreite für Mikrowellen-Backhaul

The TSW40RF82EVM reference design provides a platform to interface the DAC38RF82 with a high-performance modulator - the TRF370417EVM. The TRF370417EVM can modulate wideband signals at up to 6 GHz as would be typical for a microwave backhaul application. The TRF370417 device may be substituted for (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00352 — Referenzdesign für SDI-Video-Aggregation

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00309 — Referenzdesign für DisplayPort-Video-Aggregation 4:1

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00269 — Gigabit Ethernet Link-Aggregator – Referenzdesign

The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00234 — Zweikanal-XAUI-zu-SFI-Referenzdesign für Systeme mit zwei oder mehr optischen SFP+-Ports

The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
Test report: PDF
Schaltplan: PDF
Gehäuse Pins Herunterladen
DSBGA (YZP) 20 Optionen anzeigen
NFBGA (NME) 20 Optionen anzeigen
TSSOP (PW) 20 Optionen anzeigen
USON (DQS) 20 Optionen anzeigen
VQFN (RGY) 20 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos