首頁 交換器與多工器 類比交換器與多工器
首頁
交換器與多工器
類比交換器與多工器

SN74CBTLV3257

現行

具有部分斷電模式的 3.3-V、2:1 (SPDT)、4 通道類比開關

立即訂購
產品規格表

SN74CBTLV3257

現行
產品規格表 立即訂購

產品詳細資料

Configuration 2:1 SPDT Number of channels 4 Power supply voltage - single (V) 2.5, 3.3 Protocols Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART Ron (typ) (Ω) 5 ON-state leakage current (max) (µA) 1 Bandwidth (MHz) 200 Operating temperature range (°C) -40 to 85 Features Powered-off protection Input/output continuous current (max) (mA) 128 Rating Catalog Drain supply voltage (max) (V) 3.6 Supply voltage (max) (V) 3.6
Configuration 2:1 SPDT Number of channels 4 Power supply voltage - single (V) 2.5, 3.3 Protocols Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART Ron (typ) (Ω) 5 ON-state leakage current (max) (µA) 1 Bandwidth (MHz) 200 Operating temperature range (°C) -40 to 85 Features Powered-off protection Input/output continuous current (max) (mA) 128 Rating Catalog Drain supply voltage (max) (V) 3.6 Supply voltage (max) (V) 3.6
SOIC (D) 16 59.4 mm² 9.9 x 6 SSOP (DBQ) 16 29.4 mm² 4.9 x 6 TSSOP (PW) 16 32 mm² 5 x 6.4 TVSOP (DGV) 16 23.04 mm² 3.6 x 6.4 UQFN (RSV) 16 4.68 mm² 2.6 x 1.8 VQFN (RGY) 16 14 mm² 4 x 3.5
  • 5-Ω Switch Connection Between Two Ports
  • Rail-to-Rail Switching on Data I/O Ports
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
  • 5-Ω Switch Connection Between Two Ports
  • Rail-to-Rail Switching on Data I/O Ports
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)

The SN74CBTLV3257 device is a 4-bit 1-of-2 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3257 device is a 4-bit 1-of-2 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
open-in-new 尋找其它 類比交換器與多工器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
具備升級功能，可直接投入使用替代所比較的產品
TMUX1574 現行 具有斷電保護和 1.8V 輸入邏輯元件的 5V、2:1 (SPDT)、四通道類比開關 Upgraded 2-GHz bandwidth, 2-Ω RON, and 1.8-V logic support
功能相同，但引腳輸出與所比較的產品不同
TMUX1575 現行 具有 1.2-V 邏輯的低電容、2:1 (SPDT) 4 通道斷電保護開關 This product is in a 60% smaller WCSP package, operates at 1.8-GHz bandwidth and supports 1.2-V logic.

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 19
類型 標題 日期
* Data sheet SN74CBTLV3257 Low-Voltage 4-Bit 1-of-2 FET Multiplexer/Demultiplexer datasheet (Rev. M) PDF | HTML 2018年 7月 24日
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 2022年 6月 2日
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 2021年 12月 1日
Application brief Enabling SPI-Based Flash Memory Expansion by Using Multiplexers (Rev. B) PDF | HTML 2021年 10月 7日
Application brief Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C) PDF | HTML 2021年 1月 6日
Selection guide Little Logic Guide 2018 (Rev. G) 2018年 7月 6日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note How to Select Little Logic (Rev. A) 2016年 7月 26日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
More literature Digital Bus Switch Selection Guide (Rev. A) 2004年 11月 10日
Product overview Design Summary for WCSP Little Logic (Rev. B) 2004年 11月 4日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
User guide Signal Switch Data Book (Rev. A) 2003年 11月 14日
Application note Bus FET Switch Solutions for Live Insertion Applications 2003年 2月 7日
Application note Texas Instruments Little Logic Application Report 2002年 11月 1日
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002年 8月 29日
More literature Standard Linear & Logic for PCs, Servers & Motherboards 2002年 6月 13日
User guide CBT (5-V) And CBTLV (3.3-V) Bus Switches Data Book (Rev. B) 1998年 12月 1日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DLPDLCR4710EVM-G2 — Full HD DLP4710 晶片組評估模組

DLP® LightCrafter Display 4710 EVM-G2 is an easy to use, plug and play evaluation platform for the Full HD DLP4710 chipset. The DLP4710 chipset is designed to be used in a wide array of display applications like mobile projectors, screenless TVs, interactive displays and digital signage. The (...)
使用指南: PDF
檢視選項
開發板

EVMX777BG-01-00-00 — J6Entry、RSP 和 TDA2E-17 CPU 板評估模組

J6Entry, RSP and TDA2E-17 CPU Board EVM is an evaluation platform designed to speed up development efforts and reduce time to market for Infotainment  reconfigurable Digital Cluster or Integrated Digital Cockpit and ADAS applications. The CPU board integrates key peripherals such as parallel (...)
造訪合作夥伴網站
開發板

EVMX777G-01-20-00 — J6Entry/RSP 車載資訊娛樂系統 (CPU+顯示器+JAMR3) 評估模組

The J6Entry/RSP EVM is an evaluation platform designed to speed up development efforts and reduce time to market for applications such as Infotainment, reconfigurable Digital Cluster or Integrated Digital Cockpit.

The main CPU board integrates these key peripherals such as Ethernet or HDMI, while (...)

造訪合作夥伴網站
開發板

PP-SALB2-EVM — PP-SALB2-EVM 智慧放大器喇叭特性化基板評估模組 (學習板 2)

This board supports: TAS2555YZEVM, TAS2557EVM and TAS2559EVM.

The Smart Amplifier Speaker Characterization Board, when used in conjunction with a supported TI Smart Amplifier and PurePath Console software, provides users the ability to measure speaker excursion, temperature and other parameters for (...)

使用指南: PDF
TI.com 無法提供
開發板

TMDSCSK388 — DM38x 攝影機入門套件 (CSK)

The DM38x Camera Starter Kit (CSK) enables developers to begin designing wireless or wired connected digital video applications, such as security cameras, car DVRs, endoscopes, action-wearable cameras, drones, video doorbells, baby monitors, and other connected video products.

The DM38x (...)

使用指南: PDF
TI.com 無法提供
開發板

TMDXEVM368 — TMS320DM36x 評估模組

The TMS320DM36x Digital Video Evaluation Module (DVEVM) enables developers to start immediate evaluation of TI’s Digital Media (DMx) processors and begin building digital video applications such as IP security cameras, action cameras, drones, wearables, digital signage, video doorbells, and (...)

使用指南: PDF
TI.com 無法提供
介面轉接器

LEADED-ADAPTER1 — 適用於快速測試 TI 的 5、8、10、16 及 24 針腳引線封裝的表面貼裝至 DIP 接頭適配器

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

使用指南: PDF
TI.com 無法提供
介面轉接器

LEADLESS-ADAPTER1 — 用於測試 TI 的 6、8、10、12、14、16 和 20 針腳無引線封裝的表面貼裝至 DIP 接頭適配器

The EVM-LEADLESS1 board allows for quick testing and bread boarding of TI's common leadless packages.  The board has footprints to convert TI's DRC, DTP, DQE, RBW, RGY, RSE, RSV, RSW RTE, RTJ, RUK , RUC, RUG, RUM,RUT and YZP surface mount packages to 100mil DIP headers.
使用指南: PDF
TI.com 無法提供
模擬型號

HSPICE Model for SN74CBTLV3257

SCDM133.ZIP (180 KB) - HSpice Model
下載
模擬型號

SN74CBTLV3257 IBIS Model (Rev. A)

SCDM013A.ZIP (25 KB) - IBIS Model
下載
參考設計

TIDA-00179 — 至絕對式編碼器的通用數位介面參考設計

TIDA-00179 is an EMC-compliant universal digital interface to connect to absolute position encoders like EnDat 2.2, BiSS®, SSI or HIPERFACE DSL®. This reference design supports a wide-input voltage range from 15 V to 60 V (24-V nom). A connector with 3.3-V logic I/O signals allows for (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0057 — 基於 PRU-ICSS 並採用 AM437x 的多協定數位位置編碼器主介面參考設計

This is a reference design for industrial communication on Sitara™ processors with programmable real-time unit and industrial communication subsystem (PRU-ICSS). This design describes the integrated multi-protocol digital position encoder master interface support. The supported digital (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01021 — 適用於 DSO、雷達和 5G 無線測試儀的多通道 JESD204B 15 GHz 時鐘參考設計

High speed multi-channel applications require precise clocking solutions capable of managing channel-to-channel skew in order to achieve optimal system SNR, SFDR, and ENOB. This reference design is capable of supporting two high speed channels on separate boards by utilizing TI’s LMX2594 (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01023 — 適用於雷達和 5G 無線測試器的高通道計數 JESD204B 時鐘產生參考設計

High-speed multi-channel applications require low noise and scalable clocking solutions capable of precise channel-to-channel skew adjustment to achieve optimal system SNR, SFDR, and ENOB. This reference design supports high channel count JESD204B synchronized clocks using one master and multiple (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01024 — 適用於雷達和 5G 無線測試器的高通道計數 JESD204B 菊輪鍊時鐘參考設計

High-speed multi-channel applications require low noise and scalable clocking solutions capable of precise channel-to-channel skew adjustment to achieve optimal system SNR, SFDR, and ENOB. This reference design supports scaling up JESD204B synchronized clocks in daisy chain configuration. This (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0054 — 適用於變電所自動化的平行備援通訊協定 (PRP) 乙太網路參考設計

This is a reference design for high-reliability, low-latency network communications for substation automation equipment in smart grid transmission and distribution networks. It supports the parallel redundancy protocol (PRP) specification in the IEC 62439 standard using the PRU-ICSS. This reference (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP-01017 — 使用 Jacinto™ ADAS 處理器的串級成像雷達擷取參考設計

This reference design provides a processing foundation for a cascaded imaging radar system. Cascade radar devices can support front, long-range (LRR) beam-forming applications as well as corner- and side-cascade radar and sensor fusion systems. This reference design provides qualified developers (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01226 — 採用 DLP Pico 技術的精巧型 Full HD 1080p (高達 16 安培) 投影顯示參考設計

This reference design, featuring the DLP Pico™ 0.47-inch TRP Full-HD 1080p display chipset and implemented in the DLP LightCrafter Display 4710 G2 evaluation module (EVM), enables use of full HD resolution for projection display applications such as accessory projectors, screenless displays, (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0043 — Acontis EtherCAT 主站架構參考設計

The acontis EC-Master EtherCAT Master stack is a highly portable software stack that can be used on various embedded platforms. The EC-Master supports the high performance TI Sitara MPUs,  it provides a sophisticated EtherCAT Master solution which customers can use to implement EtherCAT (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
SOIC (D) 16 檢視選項
SSOP (DBQ) 16 檢視選項
TSSOP (PW) 16 檢視選項
TVSOP (DGV) 16 檢視選項
UQFN (RSV) 16 檢視選項
VQFN (RGY) 16 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片