SLASF11C Data sheet

SLASF11C February 2023 – October 2023 MSPM0G1106 , MSPM0G1107

PRODUCTION DATA

Package Options

Mechanical Data (Package|Pins)

PT|48
- MTQF003C
RGZ|48
- MPQF123F

Thermal pad, mechanical data (Package|Pins)

RGZ|48
- QFND014T

Orderable Information

6.3 Signal Descriptions

Table 6-3 Signal Descriptions

FUNCTION	SIGNAL NAME	PIN NO. ⁽¹⁾					PIN TYPE ⁽²⁾	DESCRIPTION
FUNCTION	SIGNAL NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	24 VQFN	PIN TYPE ⁽²⁾	DESCRIPTION
ADC	A0_0	31	47	31	2	–	I	ADC0 analog input 0
	A0_1	30	46	30	1	22	I	ADC0 analog input 1
	A0_2	26	45	29	28	21	I	ADC0 analog input 2
	A0_3	25	44	28	27	20	I	ADC0 analog input 3
	A0_4	27	–	–	–	–	I	ADC0 analog input 4
	A0_5	23	42	–	–	–	I	ADC0 analog input 5
	A0_6	19	41	–	–	–	I	ADC0 analog input 6
	A0_7	18	40	26	25	18	I	ADC0 analog input 7
	A0_12	7	29	18	17	–	I	ADC0 analog input 12
	A1_0	8	30	19	18	11	I	ADC1 analog input 0
	A1_1	9	31	20	19	12	I	ADC1 analog input 1
	A1_2	10	32	21	20	13	I	ADC1 analog input 2
	A1_3	11	33	22	21	14	I	ADC1 analog input 3
	A1_4	14	36	–	–	–	I	ADC1 analog input 4
	A1_5	15	37	–	–	–	I	ADC1 analog input 5
	A1_6	16	38	–	–	–	I	ADC1 analog input 6
	A1_7	17	39	25	24	17	I	ADC1 analog input 7
BSL	BSL_invoke	11	33	22	21	14	I	Input pin used to invoke bootloader
BSL (I²C)	BSLSCL	34	2	2	5	1	I/O	Default I²C BSL clock
BSL (I²C)	BSLSDA	33	1	1	4	24	I/O	Default I²C BSL data
BSL (UART)	BSLRX	57	19	15	16	10	I	Default UART BSL receive
BSL (UART)	BSLTX	56	18	14	15	9	O	Default UART BSL transmit
Clock	CLK_OUT	7 18 39 49 55 56 63	5 13 17 18 29 40	11 13 14 18 26	14 15 17 25	8 9 18	O	Configurable clock output
	HFCLK_IN	46	12	10	13	–	I	Digital high-frequency clock input
	HFXIN	45	11	9	12	–	I	Input for high-frequency crystal oscillator HFXT
	HFXOUT	46	12	10	13	–	O	Output for high-frequency crystal oscillator HFXT
	LFCLK_IN	44	10	8	11	7	I	Digital low-frequency clock input
	LFXIN	43	9	7	10	–	I	Input for low-frequency crystal oscillator LFXT
	LFXOUT	44	10	8	11	7	O	Output of low-frequency crystal oscillator LFXT
	ROSC	42	8	6	9	5	I	External resistor used for improving oscillator accuracy
Debug	SWCLK	13	35	24	23	16	I	Serial wire debug input clock
Debug	SWDIO	12	34	23	22	15	I/O	Serial wire debug data input/output
FCC	FCC_IN	5 9 33 45	1 11 27 31	1 9 16 20	4 12 19	12 24	I	Frequency clock counter input
General-Purpose Amplifier	GPAMP_IN+	30	46	30	1	22	I	GPAMP noninverting terminal input
	GPAMP_IN-	11	33	22	21	14	I	GPAMP inverting terminal input
	GPAMP_OUT	18	40	26	25	18	O	GPAMP output
GPIO	PA0	33	1	1	4	24	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA1	34	2	2	5	1	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA2	42	8	6	9	5	I/O	General-purpose digital I/O
	PA3	43	9	7	10	6	I/O	General-purpose digital I/O
	PA4	44	10	8	11	7	I/O	General-purpose digital I/O
	PA5	45	11	9	12	–	I/O	General-purpose digital I/O
	PA6	46	12	10	13	–	I/O	General-purpose digital I/O
	PA7	49	13	11	–	–	I/O	General-purpose digital I/O
	PA8	54	16	12	–	–	I/O	General-purpose digital I/O
	PA9	55	17	13	14	8	I/O	General-purpose digital I/O
	PA10	56	18	14	15	9	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA11	57	19	15	16	10	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA12	5	27	16	–	–	I/O	General-purpose digital I/O
	PA13	6	28	17	–	–	I/O	General-purpose digital I/O
	PA14	7	29	18	17	–	I/O	General-purpose digital I/O
	PA15	8	30	19	18	11	I/O	General-purpose digital I/O
	PA16	9	31	20	19	12	I/O	General-purpose digital I/O
	PA17	10	32	21	20	13	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA18	11	33	22	21	14	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA19	12	34	23	22	15	I/O	General-purpose digital I/O
	PA20	13	35	24	23	16	I/O	General-purpose digital I/O
	PA21	17	39	25	24	17	I/O	General-purpose digital I/O
	PA22	18	40	26	25	18	I/O	General-purpose digital I/O
	PA23	24	43	27	26	19	I/O	General-purpose digital I/O
	PA24	25	44	28	27	20	I/O	General-purpose digital I/O
	PA25	26	45	29	28	21	I/O	General-purpose digital I/O
	PA26	30	46	30	1	22	I/O	General-purpose digital I/O
	PA27	31	47	31	2	–	I/O	General-purpose digital I/O
	PA28	35	3	–	–	–	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA29	36	–	–	–	–	I/O	General-purpose digital I/O
	PA30	37	–	–	–	–	I/O	General-purpose digital I/O
	PA31	39	5	–	–	–	I/O	General-purpose digital I/O with wake up from SHUTDOWN
GPIO	PB0	47	–	–	–	–	I/O	General-purpose digital I/O
	PB1	48	–	–	–	–	I/O	General-purpose digital I/O
	PB2	50	14	–	–	–	I/O	General-purpose digital I/O
	PB3	51	15	–	–	–	I/O	General-purpose digital I/O
	PB4	52	–	–	–	–	I/O	General-purpose digital I/O
	PB5	53	–	–	–	–	I/O	General-purpose digital I/O
	PB6	58	20	–	–	–	I/O	General-purpose digital I/O
	PB7	59	21	–	–	–	I/O	General-purpose digital I/O
	PB8	60	22	–	–	–	I/O	General-purpose digital I/O
	PB9	61	23	–	–	–	I/O	General-purpose digital I/O
	PB10	62	–	–	–	–	I/O	General-purpose digital I/O
	PB11	63	–	–	–	–	I/O	General-purpose digital I/O
	PB12	64	–	–	–	–	I/O	General-purpose digital I/O
	PB13	1	–	–	–	–	I/O	General-purpose digital I/O
	PB14	2	24	–	–	–	I/O	General-purpose digital I/O
	PB15	3	25	–	–	–	I/O	General-purpose digital I/O
	PB16	4	26	–	–	–	I/O	General-purpose digital I/O
	PB17	14	36	–	–	–	I/O	General-purpose digital I/O
	PB18	15	37	–	–	–	I/O	General-purpose digital I/O
	PB19	16	38	–	–	–	I/O	General-purpose digital I/O
	PB20	19	41	–	–	–	I/O	General-purpose digital I/O
	PB21	20	–	–	–	–	I/O	General-purpose digital I/O
	PB22	21	–	–	–	–	I/O	General-purpose digital I/O
	PB23	22	–	–	–	–	I/O	General-purpose digital I/O
	PB24	23	42	–	–	–	I/O	General-purpose digital I/O
	PB25	27	–	–	–	–	I/O	General-purpose digital I/O
	PB26	28	–	–	–	–	I/O	General-purpose digital I/O
	PB27	29	–	–	–	–	I/O	General-purpose digital I/O
I²C	I2C0_SCL	34 39 57	2 5 19	2 15	5 16	1 10	I/O	I2C0 serial clock
	I2C0_SDA	33 35 56	1 3 18	1 14	4 15	9 24	I/O	I2C0 serial data
	I2C1_SCL	8 10 36 44 50 57	10 14 19 30 32	8 15 19 21	11 16 18 20	7 10 11 13	I/O	I2C1 serial clock
	I2C1_SDA	9 11 37 43 51 56	9 15 18 31 33	7 14 20 22	10 15 19 21	6 9 12 14	I/O	I2C1 serial data
Power	VSS	41	7	5	8	4	P	Ground supply
	VDD	40	6	4	7	3	P	Power supply
	VCORE	32	48	32	3	23	P	Regulated core power supply output
	QFN Pad	–	Pad	Pad	–	Pad	P	QFN package exposed thermal pad. TI recommends connection to V_SS.
RTC	RTC_OUT	31 55	17 47	13 31	2 14	8	O	RTC clock output
SPI	SPI0_CS0	27 42 54	8 16	6 12	9	5	I/O	SPI0 chip-select 0
	SPI0_CS1	23 28 43 58	9 20 42	7	10	6	I/O	SPI0 chip-select 1
	SPI0_CS2	19 25 59	21 41 44	28	27	20	I/O	SPI0 chip-select 2
	SPI0_CS3	2 23 24	24 42 43	27	26	19	I/O	SPI0 chip-select 3
	SPI0_SCK	5 15 46 57	12 19 27 37	10 15 16	13 16	10	I/O	SPI0 clock signal input – SPI peripheral mode Clock signal output – SPI controller mode
	SPI0_POCI	6 16 44 56	10 18 28 38	8 14 17	11 15	7 9	I/O	SPI0 controller in/peripheral out
	SPI0_PICO	7 14 45 55	11 17 29 36	9 13 18	12 14 17	8	I/O	SPI0 controller out/peripheral in
	SPI1_CS0	19 30 42 58	8 20 41 46	6 30	1 9	5 22	I/O	SPI1 chip-select 0
	SPI1_CS1	14 29 31	36 47	31	2	–	I/O	SPI1 chip-select 1
	SPI1_CS2	8 15 47	30 37	19	18	11	I/O	SPI1 chip-select 2
	SPI1_CS3	2 26 48	24 45	29	28	21	I/O	SPI1 chip-select 3
	SPI1_SCK	4 10 22 61	23 26 32	21	20	13	I/O	SPI1 clock signal input – SPI peripheral mode Clock signal output – SPI controller mode
	SPI1_POCI	2 9 20 59	21 24 31	20	19	12	I/O	SPI1 controller in/peripheral out
	SPI1_PICO	3 11 21 60	22 25 33	22	21	14	I/O	SPI1 controller out/peripheral in
System	NRST	38	4	3	6	2	I	Reset input active low
Timer	TIMG0_C0	5 24 45 62	11 27 43	9 16 27	12 26	19	I/O	General purpose timer 0 CCR0 capture input or compare output
	TIMG0_C1	6 25 46 63	12 28 44	10 17 28	13 27	20	I/O	General purpose timer 0 CCR1 capture input or compare output
	TIMG6_C0	17 28 36 45 50 58 62	11 14 20 39	9 25	12 24	17	I/O	General purpose timer 6 CCR0 capture input or compare output
	TIMG6_C1	18 29 37 46 51 59 63	12 15 21 40	10 26	13 25	18	I/O	General purpose timer 6 CCR1 capture input or compare output
	TIMG7_C0	3 10 24 30 35 43	3 9 25 32 43 46	7 21 27 30	1 10 20 26	6 13 19 22	I/O	General purpose timer 7 CCR1 capture input or compare output
	TIMG7_C1	4 11 16 25 31 39 42 44 49	5 8 10 13 26 33 38 44 47	6 8 11 22 28 31	2 9 11 21 27	5 7 14 20	I/O	General purpose timer 7 CCR1 capture input or compare output
	TIMG8_C0	3 17 20 24 30 34 36 43 45 49 58 62	2 9 11 13 20 25 39 43 46	2 7 9 11 25 27 30	1 5 10 12 24 26	1 6 17 19 22	I/O	General purpose timer 8 CCR0 capture input or compare output
Timer (continued)	TIMG8_C1	4 16 18 21 31 33 37 42 44 46 59 63	1 8 10 12 21 26 38 40 47	1 6 8 10 26 31	2 4 9 11 13 25	5 7 18 24	I/O	General purpose timer 8 CCR1 capture input or compare output
	TIMG8_IDX	2 8 34 49	2 13 24 30	2 11 19	5 18	1 11	I	General purpose timer 8 quadrature encoder index pulse input
	TIMG12_C0	1 7 19 56	18 29 41	14 18	15 17	9	I/O	32-bit general purpose timer 0 CCR0 capture input or compare output
	TIMG12_C1	2 23 26 39	5 24 42 45	29	28	21	I/O	32-bit general purpose timer 0 CCR1 capture input or compare output
	TIMA0_C0	2 17 33 54 60	1 16 22 24 39	1 12 25	4 24	17 24	I/O	Advanced control timer 0 CCR0 capture input/compare output
	TIMA0_C0N	18 55 61	17 23 40	13 26	14 25	8 18	I/O	Advanced control timer 0 CCR0 compare output (inverting)
	TIMA0_C1	18 34 43 49 55 61 64	2 9 13 17 23 40	2 7 11 13 26	5 10 14 25	1 6 8 18	I/O	Advanced control timer 0 CCR1 capture input or compare output
	TIMA0_C1N	1 19 23 26 44 55	10 17 41 42 45	8 13 29	11 14 28	7 21	I/O	Advanced control timer 0 CCR1 compare output (inverting)
Timer (continued)	TIMA0_C2	8 14 19 43 47 49 52 56 64	9 13 18 30 36 41	7 11 14 19	10 15 18	6 9 11	I/O	Advanced control timer 0 CCR2 capture input or compare output
	TIMA0_C2N	9 15 46 48 53 57	12 19 31 37	10 15 20	13 16 19	10 12	I/O	Advanced control timer 0 CCR2 compare output (inverting)
	TIMA0_C3	1 5 10 23 24 26 28 35 44 50	3 10 14 27 32 42 43 45	8 16 21 27 29	11 20 26 28	7 13 19 21	I/O	Advanced control timer 0 CCR3 capture input or compare output
	TIMA0_C3N	6 11 25 29 39 51	5 15 28 33 44	17 22 28	21 27	14 20	I/O	Advanced control timer 0 CCR3 compare output (inverting)
	TIMA1_C0	8 10 14 28 35 47 50 52 56	3 14 18 30 32 36	14 19 21	15 18 20	9 11 13	I/O	Advanced control timer 1 CCR0 capture input or compare output
	TIMA1_C0N	8 23 52 54 58	16 20 30 42	12 19	18	11	I/O	Advanced control timer 0 CCR3 compare output (inverting)
	TIMA1_C1	9 11 15 25 29 39 48 51 53 57	5 15 19 31 33 37 44	15 20 22 28	16 19 21 27	10 12 14 20	I/O	Advanced control timer 1 CCR1 capture input or compare output
Timer (continued)	TIMA1_C1N	9 19 53 55 59	17 21 31 41	13 20	14 19	8 12	I/O	Advanced control timer 1 CCR1 compare output (inverting)
	TIMA_FAL0	22 30 35 46	3 12 46	10 30	1 13	22	I	Advanced control timer 0 fault handling input
	TIMA_FAL1	19 33 45 64	1 11 41	1 9	4 12	24	I	Advanced control timer 1 fault handling input
	TIMA_FAL2	27 31 34	2 47	2 31	2 5	1	I	Advanced control timer 2 fault handling input
UART	UART0_TX	33 35 47 56	1 3 18	1 14	4 15	9 24	O	UART0 transmit data
	UART0_RX	34 39 48 57	2 5 19	2 15	5 16	1 10	I	UART0 receive data
	UART0_CTS	7 16 27 55	17 29 38	13 18	14 17	8	I	UART0 "clear to send" flow control input
	UART0_RTS	8 28 54	16 30	12 19	18	11	O	UART0 "request to send" flow control output
	UART1_TX	10 52 54 58	16 20 32	12 21	20	13	O	UART1 transmit data
	UART1_RX	11 53 55 59	17 21 33	13 22	14 21	8 14	I	UART1 receive data
	UART1_CTS	17 50 60	14 22 39	25	24	17	I	UART1 "clear to send" flow control input
	UART1_RTS	18 51 61	15 23 40	26	25	18	O	UART1 "request to send" flow control output
	UART2_TX	3 14 17 24	25 36 39 43	25 27	24 26	17 19	O	UART2 transmit data
	UART2_RX	4 15 18 25	26 37 40 44	26 28	25 27	18 20	I	UART2 receive data
	UART2_CTS	37 43 50 58	9 14 20	7	10	6	I	UART2 "clear to send" flow control input
	UART2_RTS	36 44 51 59	10 15 21	8	11	7	O	UART2 "request to send" flow control output
UART (continued)	UART3_TX	7 30 50 64	14 29 46	18 30	1 17	22	O	UART3 transmit data
	UART3_RX	1 6 26 51	15 28 45	17 29	28	21	I	UART3 receive data
	UART3_CTS	3 5 24 52	25 27 43	16 27	26	19	I	UART3 "clear to send" flow control input
	UART3_RTS	4 6 25 53	26 28 44	17 28	27	20	O	UART3 "request to send" flow control output
Voltage Reference⁽³⁾	VREF+	24	43	27	26	19	I/O	Voltage reference (VREF) power supply; external reference input or internal reference output
Voltage Reference⁽³⁾	VREF-	17	39	25	24	17	I/O	Voltage reference (VREF) ground supply; external reference input or internal reference output

(1) – = not available

(2) I = input, O = output, I/O = input or output, P = power

(3) When using VREF+ and VREF- to bring in an external voltage reference for analog peripherals such as the ADC, a decoupling capacitor must be placed on VREF+ to VREF-/GND with a capacitance based on the external reference source