SPRACX6 June   2021 DRA821U , DRA821U , DRA829J , DRA829J , DRA829V , DRA829V , TDA4VM , TDA4VM , TDA4VM-Q1 , TDA4VM-Q1

 

  1.   Trademarks
  2. 1Introduction
  3. 2Firewall Documentation
    1. 2.1 Technical Reference Manual (TRM)
    2. 2.2 SDK TISCI Documentation
    3. 2.3 SDK Firewall Documentation
    4. 2.4 TI NDA Firewall Slide Sets
  4. 3Firewall Definitions and Terms
  5. 4SysConfig Tool
  6. 5Master Firewall versus Slave Firewall
    1. 5.1 Slave Firewalls
    2. 5.2 Master Firewalls
    3. 5.3 A72 Master Firewall
  7. 6Where to Firewall
    1. 6.1 Example
  8. 7Programming Firewalls
    1. 7.1 Sample SBL Code
      1. 7.1.1 Create a Table
      2. 7.1.2 Parse the Table of Firewall Regions
      3. 7.1.3 Utility Functions
      4. 7.1.4 Processor SDK 7.1 SBL Example

7.1.4 Processor SDK 7.1 SBL Example

Attached in a zip file is an example modification done to SBL boot flow in Processors SDK 7.1, using the above sample code.

The sample code in the attached zip file is based on the Processor SDK memory map provided in Processor SDK 7.1. The firewall memory ranges would likely need to be customized for the platform under test.

To see the changes, the two directories in the zip file can be compared:

  • ti-processor-sdk-rtos-j721e-evm-07_01_00_11_baseline
  • ti-processor-sdk-rtos-j721e-evm-07_01_00_11_firewalls