DLPU094 July   2020 DLP5530S-Q1

 

  1.   1
  2.   2
    1.     3
    2.     4
    3.     5
    4.     6
      1.      7
    5.     8
      1.      9
      2.      10
        1.       11
        2.       12
        3.       13
      3.      14
    6.     15
    7.     16
      1.      17
        1.       18
        2.       19
      2.      20
      3.      21
        1.       22
          1.        23
          2.        24
          3.        25
          4.        26
        2.       27
          1.        28
          2.        29
            1.         30
            2.         31
            3.         32
            4.         33
            5.         34
    8.     35
  3.   36

5.2.2 Chipset Architecture

The architecture of the DLP5530S-Q1 helps minimize risk of hazards through independent monitoring and distributed responsibility. For example, the TPS99000S-Q1 independently monitors the DLPC230S-Q1 via watchdogs. Many Built-In Self Tests (BISTs) of the chipset also distribute the responsibility amongst the devices. For example, the TPS99000S-Q1 is responsible for taking ADC measurements, however, the DLPC230S-Q1 has the software to analyze the measurements and detect error conditions.

The architecture of this chipset makes it more robust against random faults.