SCES222R April   1999  – August 2026 SN74LVC1G86

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Switching Characteristics, CL = 15pF
    7. 5.7 Switching Characteristics, CL = 30pF or 50pF
    8. 5.8 Operating Characteristics
    9. 5.9 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Balanced High-Drive CMOS Push-Pull Outputs
      2. 7.3.2 Standard CMOS Inputs
      3. 7.3.3 Clamp Diodes
      4. 7.3.4 Partial Power Down (Ioff)
      5. 7.3.5 Over-voltage Tolerant Inputs
    4. 7.4 Function Table
  9. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curve
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. Device and Documentation Support
    1. 9.1 Receiving Notification of Documentation Updates
    2. 9.2 Support Resources
    3. 9.3 Trademarks
    4. 9.4 Electrostatic Discharge Caution
    5. 9.5 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

Detailed Design Procedure

  1. Recommended Input Conditions
    • For rise time and fall time specifications, see Δt/ΔV in the Section 5.3 table.
    • For specified High and low levels, see VIH and VIL in the Section 5.3 table.
    • Inputs are overvoltage tolerant allowing them to go as high as 5.5V at any valid VCC.
  2. Recommended Output Conditions
    • Load currents must not exceed 32mA per output and 50mA total for the part.
    • Outputs must not be pulled above VCC.