SLAAE93 February 2023 MSPM0C1105 , MSPM0C1106 , MSPM0G1105 , MSPM0G1106 , MSPM0G1107 , MSPM0G1505 , MSPM0G1506 , MSPM0G1507 , MSPM0G1518 , MSPM0G1519 , MSPM0G3105 , MSPM0G3106 , MSPM0G3106-Q1 , MSPM0G3107 , MSPM0G3107-Q1 , MSPM0G3505 , MSPM0G3506 , MSPM0G3506-Q1 , MSPM0G3507 , MSPM0G3507-Q1 , MSPM0G3518 , MSPM0G3518-Q1 , MSPM0G3519 , MSPM0G3519-Q1 , MSPM0H3216 , MSPM0L1105 , MSPM0L1106 , MSPM0L1227 , MSPM0L1227-Q1 , MSPM0L1228 , MSPM0L1228-Q1 , MSPM0L1303 , MSPM0L1304 , MSPM0L1304-Q1 , MSPM0L1305 , MSPM0L1305-Q1 , MSPM0L1306 , MSPM0L1306-Q1 , MSPM0L1343 , MSPM0L1344 , MSPM0L1345 , MSPM0L1346 , MSPM0L2227 , MSPM0L2227-Q1 , MSPM0L2228 , MSPM0L2228-Q1
The MSPM0 and STM32 are not identical devices in terms of features or pin count, however the device are similar and target similar applications. #GUID-756282F3-D6D0-4D91-80AD-06EB2B5164FF/TABLE_G1V_5LV_HWB lists the details of analog feature comparison between MSPM0 and STM32F0/G0/C0. There is no OPA support in STM32F0/G0/C0, and both MSPM0L and MSPM0G offer two zero-drift zero-crossover and rail-to-rail op-amps.
| Features | MSPM0G | MSPM0L | STM32F0 | STM32G0 | STM32C0 | |
|---|---|---|---|---|---|---|
| CPU | Cortex M0+ 80 MHz | Cortex M0+ 32 MHz | Cortex-M0 48 MHz | Cortex M0+ 64 MHz | Cortex M0+ 48 MHz | |
| VDDA | 1.62 V to 3.6 V | 1.62 V to 3.6 V | 2.4 V to 3.6 V | 1.62 V to 3.6 V | 2 V to 3.6 V | |
| ADC | Channel and sampling rate | 16 channels 12-bit 4 Msps | 10 channels 12-bit 1.45 Msps | 16 channels 12-bit 1 Msps | 16 channels 12 bit 2.5 Msps | |
| ENOB | 11.2-bit | 11.2-bit | Not provided | 10.2 bit | ||
| SNR (Vref = VDD) | 70 dB | 70 dB | Not provided | 64 dB | ||
| INL | ±2 LSB | ±2 LSB | ±1.7 LSB | ±1.5 LSB | ||
| DNL | ±1 LSB | ±1 LSB | ±1.3 LSB | ±3 LSB | ||
| Comparator | Input hysteresis | 0.4, 10, 20, 30 mV | 0.4, 10, 20, 30 mV | 0, 8, 15, 31 mV | 0, 10, 20, 30 mV | Not supported |
| Propagation delay | 49 ns | 49 ns | 240 ns | 50 ns | ||
| Startup time | 1.2μs | 1.2μs | 60 μs | 15 μs | ||
| Integrated DAC | 8-bit DAC | 8-bit DAC | Not supported | Not supported | ||
| DAC | Data rate | 12 bit 1 Msps | Not supported | 1 Msps | 12-bit | Not supported |
| ENOB | 11 bit | Not provided | 11.5 bit | |||
| SNR | 70 dB | Not provided | 71.6 dB | |||
| INL | ±4 LSB | ±4 LSB | ±4 LSB | |||
| DNL | ±1LSB | ±2LSB | ±2LSB | |||
|
OPA |
VCM |
-0.1 V to (VDD – 0.3 V) |
Not supported | |||
|
GBW |
6 MHz |
|||||
|
Slew rate |
4 V/μs |
|||||
|
THDN |
0.005% |
|||||
For the performance of analog features, the noise is an unwanted signal, as it interferes with the original message signal and corrupts the parameters of the signal. For example, ADC noise errors strongly impact the ENOB (effective number of bits). MSPM0 devices provide 70-dB SNR (signal-to-noise ratio) so ENOB can reach 11.2-bit with the 12-bit SAR ADC.