SLASEE5D Data sheet

SLASEE5D January 2018 – January 2021 MSP430FR2422

PRODUCTION DATA

8.12.7.5 eUSCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	V_CC	MIN	MAX	UNIT
t_STE,LEAD	STE lead time, STE active to clock		2 V	55		ns
t_STE,LEAD	STE lead time, STE active to clock		3 V	45		ns
t_STE,LAG	STE lag time, Last clock to STE inactive		2 V	20		ns
t_STE,LAG	STE lag time, Last clock to STE inactive		3 V	20		ns
t_STE,ACC	STE access time, STE active to SOMI data out		2 V		65	ns
t_STE,ACC	STE access time, STE active to SOMI data out		3 V		40	ns
t_STE,DIS	STE disable time, STE inactive to SOMI high impedance		2 V		40	ns
t_STE,DIS	STE disable time, STE inactive to SOMI high impedance		3 V		35	ns
t_SU,SI	SIMO input data setup time		2 V	8		ns
t_SU,SI	SIMO input data setup time		3 V	6		ns
t_HD,SI	SIMO input data hold time		2 V	12		ns
t_HD,SI	SIMO input data hold time		3 V	12		ns
t_VALID,SO	SOMI output data valid time⁽²⁾	UCLK edge to SOMI valid, C_L = 20 pF	2 V		68	ns
t_VALID,SO	SOMI output data valid time⁽²⁾	UCLK edge to SOMI valid, C_L = 20 pF	3 V		42	ns
t_HD,SO	SOMI output data hold time ⁽³⁾	C_L = 20 pF	2 V	5		ns
t_HD,SO	SOMI output data hold time ⁽³⁾	C_L = 20 pF	3 V	5		ns

(1) f_UCxCLK = 1/2t_LO/HI with t_LO/HI ≥ max(t_{VALID,MO(Master)} + t_SU,SI(eUSCI), t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})
For the master parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)}, see the SPI parameters of the attached master.

(2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in Figure 8-15 and Figure 8-16.

(3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 8-15 and Figure 8-16.

Figure 8-15 SPI Slave Mode, CKPH = 0

Figure 8-16 SPI Slave Mode, CKPH = 1

Section 8.12.7.6 lists the characteristics of the eUSCI in I²C mode.