SLLSFF0A December   2021  – April 2026 TCAN1167-Q1

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configurations and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 ESD Ratings IEC Specification
    4. 5.4 Recommended Operating Conditions
    5. 5.5 Thermal Information
    6. 5.6 Power Supply Characteristics
    7. 5.7 Electrical Characteristics
    8. 5.8 Switching Characteristics
    9. 5.9 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  VSUP Pin
      2. 7.3.2  VCCOUT Pin
      3. 7.3.3  Digital Inputs and Outputs
      4. 7.3.4  GND
      5. 7.3.5  INH Pin
      6. 7.3.6  WAKE Pin
      7. 7.3.7  nRST Pin
      8. 7.3.8  SDO
      9. 7.3.9  nCS Pin
      10. 7.3.10 SCLK
      11. 7.3.11 SDI
      12. 7.3.12 CAN Bus Pins
      13. 7.3.13 Local Faults
        1. 7.3.13.1 TXD Dominant Timeout (TXD DTO)
        2. 7.3.13.2 Thermal Shutdown (TSD)
        3. 7.3.13.3 Under/Over Voltage Lockout
        4. 7.3.13.4 Unpowered Devices
        5. 7.3.13.5 Floating Terminals
        6. 7.3.13.6 CAN Bus Short Circuit Current Limiting
        7. 7.3.13.7 Sleep Wake Error Timer
      14. 7.3.14 Watchdog
        1. 7.3.14.1 Watchdog Error Counter
        2. 7.3.14.2 Watchdog SPI Control Programming
        3. 7.3.14.3 Watchdog Timing
        4. 7.3.14.4 Question and Answer Watchdog
          1. 7.3.14.4.1 WD Question and Answer Basic information
          2. 7.3.14.4.2 Question and Answer Register and Settings
          3. 7.3.14.4.3 WD Question and Answer Value Generation
        5. 7.3.14.5 Question and Answer WD Example
          1. 7.3.14.5.1 Example configuration for desired behavior
          2. 7.3.14.5.2 Example of performing a question and answer sequence
      15. 7.3.15 Bus Fault Detection and Communication
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operating Mode Description
        1. 7.4.1.1 Normal Mode
        2. 7.4.1.2 Silent Mode
        3. 7.4.1.3 Standby Mode
        4. 7.4.1.4 Sleep Mode
          1. 7.4.1.4.1 Remote Wake Request via Wake-Up Pattern (WUP)
          2. 7.4.1.4.2 Local Wake-Up (LWU) via WAKE Input Terminal
        5. 7.4.1.5 Reset Mode
        6. 7.4.1.6 Fail-safe Mode
      2. 7.4.2 CAN Transceiver
        1. 7.4.2.1 CAN Transceiver Operation
        2. 7.4.2.2 CAN Transceiver Modes
          1. 7.4.2.2.1 CAN Off Mode
          2. 7.4.2.2.2 CAN Autonomous: Inactive and Active
          3. 7.4.2.2.3 CAN Active
        3. 7.4.2.3 Driver and Receiver Function Tables
        4. 7.4.2.4 CAN Bus States
    5. 7.5 Programming
      1. 7.5.1 Serial Peripheral Interface (SPI) Communication
      2. 7.5.2 Serial Clock Input (SCLK)
      3. 7.5.3 Serial Data Input (SDI)
      4. 7.5.4 Serial Data Output (SDO)
      5. 7.5.5 Chip Select Not (nCS)
      6. 7.5.6 Registers
        1. 7.5.6.1  DEVICE_ID_y Register (Address = 0h + formula) [reset = xxh]
        2. 7.5.6.2  REV_ID_MAJOR Register (Address = 8h) [reset = 00h]
        3. 7.5.6.3  REV_ID_MINOR Register (Address = 9h) [reset = 00h]
        4. 7.5.6.4  SPI_RSVD_x Register (Address = Ah + formula) [reset = 00h]
        5. 7.5.6.5  Scratch_Pad_SPI Register (Address = Fh) [reset = 00h]
        6. 7.5.6.6  MODE_CNTRL Register (Address = 10h) [reset = 04h]
        7. 7.5.6.7  WD_CONFIG_1 Register (Address = 13h) [reset = 54h]
        8. 7.5.6.8  WD_CONFIG_2 Register (Address = 14h) [reset = 02h]
        9. 7.5.6.9  WD_INPUT_TRIG Register (Address = 15h) [reset = 00h]
        10. 7.5.6.10 WD_QA_CONFIG Register (Address = 2Dh) [reset = 0h]
        11. 7.5.6.11 WD_QA_ANSWER Register (Address = 2Eh) [reset = 0h]
        12. 7.5.6.12 WD_QA_QUESTION Register (Address = 2Fh) [reset = 0h]
        13. 7.5.6.13 STATUS (address = 40h) [reset = 00h]
        14. 7.5.6.14 INT_GLOBAL Register (Address = 50h) [reset = 0h]
        15. 7.5.6.15 INT_1 Register (Address = 51h) [reset = 0h]
        16. 7.5.6.16 INT_2 Register (Address = 52h) [reset = 40h]
        17. 7.5.6.17 INT_3 Register (Address 53h) [reset = 0h]
        18. 7.5.6.18 INT_CANBUS Register (Address = 54h) [reset = 0h]
        19. 7.5.6.19 INT_ENABLE_1 Register (Address = 56h) [reset = F3h]
        20. 7.5.6.20 INT_ENABLE_2 Register (Address = 57h) [reset = 3Fh]
        21. 7.5.6.21 INT_ENABLE_3 Register (Address =58h) [reset = 80h]
        22. 7.5.6.22 INT_ENABLE_CANBUS Register (Address = 59h) [reset = 7Fh]
        23. 7.5.6.23 INT_RSVD_y Register (Address = 5Ah + formula) [reset = 00h]
  9. Application Information Disclaimer
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
        1. 8.2.1.1 Bus Loading, Length and Number of Nodes
      2. 8.2.2 Detailed Design Procedures
        1. 8.2.2.1 CAN Termination
    3. 8.3 Application Curves
    4. 8.4 Power Supply Requirements
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
  10. Device and Documentation Support
    1. 9.1 Receiving Notification of Documentation Updates
    2. 9.2 Support Resources
    3. 9.3 Trademarks
    4. 9.4 Electrostatic Discharge Caution
    5. 9.5 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information
Remote Wake Request via Wake-Up Pattern (WUP)

The TCAN1167-Q1 implements a low-power wake receiver in the standby and sleep mode that uses the multiple filtered dominant wake-up pattern (WUP) defined in the ISO11898-2:2016 standard.

The wake-up pattern (WUP) consists of a filtered dominant bus, then a filtered recessive bus time followed by a second filtered bus time. The first filtered dominant initiates the WUP and the bus monitor is now waiting on a filtered recessive, other bus traffic does not reset the bus monitor. Once a filtered recessive is received, the bus monitor is now waiting on a filtered dominant. The other bus traffic does not reset the bus monitor. Immediately upon receiving of the second filtered dominant, the bus monitor recognizes the WUP and drives the RXD terminal low.

The WUP consists of:

  • A filtered dominant bus of at least tWK_FILTER followed by
  • A filtered recessive bus time of at least tWK_FILTER followed by
  • A second filtered dominant bus time of at least tWK_FILTER

For a dominant or recessive to be considered “filtered”, the bus must be in that state for more than tWK_FILTER time. Due to variability in the tWK_FILTER the following scenarios are applicable. Bus state times less than tWK_FILTER(MIN) are never detected as part of a WUP, and thus no wake request is generated. Bus state times between tWK_FILTER(MIN) and tWK_FILTER(MAX) can be detected as part of a WUP, and a wake request can be generated. Bus state times more than tWK_FILTER(MAX) are always detected as part of a WUP, and thus, a wake request is generated. See Figure 7-14 for the timing diagram of the WUP.

The pattern and tWK_FILTER time used for the WUP and wake request prevents noise and bus stuck dominant faults from causing false wake requests while allowing any CAN or CAN FD message to initiate a wake request.

ISO11898-2:2016 has two sets of times for a short and long wake-up filter times. The tWK_FILTER timing for the TCAN1167-Q1 has been picked to be within the min and max values of both filter ranges. This timing has been chosen such that a single bit time at 500kbps, or two back to back bit times at 1Mbps triggers the filter in either bus state.

For an additional layer of robustness and to prevent false wake-ups, the device implements the tWK_TIMEOUT timer. For a remote wake-up event to successfully occur, the entire wake-up pattern must be received within the timeout value. If a full wake-up pattern is not received before the tWK_TIMEOUT expires, then the internal logic is reset and the device remains in sleep mode without waking up. The full pattern must then be transmitted again within the tWK_TIMEOUT window. See Figure 7-14.

TCAN1167-Q1 Wake-Up Pattern (WUP) From Sleep Mode To Standby ModeFigure 7-14 Wake-Up Pattern (WUP) From Sleep Mode To Standby Mode